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ABSTRACT
Phase-Locked-Loop frequency-synthesizer is one of the major building
blocks in any digitally-controlled tuner circuit. With only bipolar devices,
Emitter Coupled Logic will invariably be fied, in high-speed frequency..
synthesizer design. However, it consumes a lot of power and.. chip area if
operated in GHz range. Motorola's UAA 4802 is a ECL/I2 L PLL frequency-
synthesizer which consists of Preamplifiers, a Prescaler, a Programmable
Divider, a Phase Detector, a M-Bus Receiver, Shift Registers, Latches and a
Loop Filter. ECL is used in the high-frequency Prescaler and Programmable-
Divider designs while 12L is applied in the low-frequency Phase Detector and
other low-speed logic circuits.
In this thesis, a novel design using BiCMOS approach is proposed which
draws an optimum mix of bipolar and MOS circuit techniques to achieve the
(same) function of the UAA 4802. The design uses a special preloading scheme
for a BiCMOS programmable divider and the overall system performance is
duly enhanced. Most importantly, the reduction in power consumption and die
size demonstrates the incomparable advantages of BiMOS technology over
others in the application of mixed analog/digital circuits design.
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CHAPTER 1 INTRODUCTION
Conceptually, frequency synthesis refers to the generation of different
frequencies based on a reference frequency which is usually easily controllable
and highly stable. The desired frequencies can be obtained by changing the
control information applied to the synthesizer. In conventional radio
broadcasting receiver design where a mixer is used to down-convert the RF
signal to an intermediate frequency signal, the synthesized frequency acts as
the local oscillator (LO) frequency.
Conventional mechanical tuning circuit for LO suffers from inaccurate
tuning, reliability and drifts problems, therefore, it can no longer satisfy the
increasing stringent requirement of communication services such as high speed
data synchronization. With the emergence of digital Phase-Locked Loop
(PLL) frequency synthesizer in 1960s which enables microcomputer control,
digital synthesizer tuners began to spread over the VHF/UHF communication
field. They are popular particularly in demodulation circuits because the chip
count in a digital tuning system is decreasing due to higher integration in ICs.
The merits over conventional mechanical tuning system lie in the fact that
digital tuning provides means of automatic tuning capabilities such as exact
tuning, preset tuning, auto-search tuning and digital channel display. Besides,
the inherent stability and accuracy of digital frequency synthesizer tuners
satisfy the stringent requirement in high speed data synchronization.
The Motorola UAA 4802 is a ECL/12 L PLL Frequency Synthesizer designed
mainly for TV applications. It has all the basic functional blocks for PLL
control of a voltage-controlled oscillator (VCO) such as preamplifiers,
prescaler, programmable divider, loop filter, phase detector etc.
The device is manufactured using Motorola's high density bipolar process,
MOSAIC (Motorola Oxide Self 'Aligned Implanted Circuits) which combines
ECL and 12 L techniques to achieve optimum performance. A picture of this IC
is shown in Fig. 1-1. With reference to this layout of the PLL, the
programmable divider which is implemented in ECL occupies a majority of
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area and consumes a great proportion of power of the whole chip. A careful
study of the operation principle of the programmable divider shows that it is
unnecessary to adopt the all ECL approach in the divider design as the low
frequency portion can undoubtedly be replaced by CMOS to save area and
power. Moreover, the low speed M-Bus, Latches, Shift Register, Phase
Comparator, Reference Frequency Divider which are originally in I2L can also
be implemented using CMOS technique that outperforms I2L in area, speed and
power performance.
Figure 1-1 A Picture of UAA 4802
The objective of this project is to design the UAA 4802 by a mixed
technology BiMOS approach in order to reduce the die size as well as power
dissipation. Since bipolar and CMOS have different electrical and delay
characteristics, careful attention should be paid in order to obtain the best
compromise between them without degradation to the system performance.
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1.1 Concept of Phase Locked Loop
A frequency synthesizer employing a phase-locked loop is the best method
to achieve channel resetability and stability in receiving FM and TV
broadcasts. The concept of PLL was first introduced in 1932 by de Bellescize
[1]. Since then it has been widely used in data synchronization, industrial
equipment and consumer products. The phase-locked loop is a feedback
network which can maintain frequency tracking of one system with another
system.








Figure 1-2 Basic PLL svstem
The block diagram of a basic PLL system is shown in Fig. 1-2. It consists
[2] of a phase detector (PD), loop filter (LF) and a voltage-controlled oscillator
(VCO). The VCO is simply an oscillator whose output frequency will change
according to the input control voltage, f f and fyco are the reference
frequency and the output frequency of the VCO respectively. The PD monitors
the phase difference of the two input signals f f and fyco and produces a low
frequency signal which is proportional to the phase difference. This phase
sensitive signal is then directed to the loop filter. The loop filter, which takes
the average of the output signal of the phase detector and filters out any high
frequency component, converts the phase sensitive signal to a control voltage
for the VCO. The VCO output frequency is fed back to the PD to complete the
loop.
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When the PLL is locked onto the incoming periodic signal f f, outputr c t
frequency fvco of the VCO is exactly equal to f f except for a finite phase
offset depending on the type of PD used in the system [3]. If for instance, the
frequency of the incoming signal drifts slightly, the phase difference tends to
change with time and also the control voltage for the VCO. This in turn causes
the VCO output frequency to change in the direction towards the same value
of the incoming frequency. Thus the loop remains locked even if the incoming
frequency is changing.
Four types of phase detector are commonly used for PLL. Type 1 is simply
an analog multiplier and types 2, 3 and 4, are digital phase detectors. Type 2
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Figure 1-3 Ouput Characteristics of Type 2 PD
shown in Fig. 1-3. For instance, when the phase difference between fdj and
f , is tz2, the average of output signal is '0'. However, when the duty-cycler 6 T
of the input signals are different, the output signal in cases d and e are the
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same. Thus, the operation of type 2 PD is dependent on the duty-cycle of the
input signals. Type 3 PD is an edge-triggered-JKFF. Type 4 is a phase
frequency sensitive PD and it outperforms types 2 and 3 PD for its
independence of the duty-cycle of the input signals f,- and f f. Type 4 PDo i v r c T
is adopted in UAA 4802 for this reason.
For phase comparator design, either fL or CMOS is suitable. However, the
dead zone problem occurs in low speed CMOS or phase comparator in the
















Figure 1-4 Response of Phase Detector
always leads to a poor locking response. Consider the output voltage response
of a frequencyphase detector shown in Fig. 1-4 (a), a linear response is
expected for an ideal phase detector. However, due to the finite propagation
delay of the circuit, a dead zone occurs for small phase difference.
Fortunately, the introduction of alive zone [7] or anti-backlash circuit [8] to
low speed phase comparator design has eased the situation. The idea of alive
zone or anti-backlash circuit is to deliberately introduce a finite phase error to
the output of phase detector. This introduced error voltage is insignificant in
comparison to that generated from the phase error in unlock state. However, in
lock state, the introduced error voltage shown in Fig. 1-4 (b) is capable to drift
the PLL up and down so that the poor response due to the dead zone problem
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can be circumvented.
The self-adjusting capability of PLL enables it to track with the variation
of an input signal frequency once it is locked. If however, the frequency
variation introduced is too large such that the PLL cannot track the change
immediately, it becomes temporary unlocked and the acquisition process will
then be restarted. The range of frequencies over which the PLL can retrieve
lock is called the capture range. Apart from the capture range, the range of
frequencies over which the PLL can remain locked with the change of input
frequency is referred to as the lock range [4]. Since the system performance of
the PLL depends on the characteristics of all the basic building blocks, special
attention should be paid to the individual building block to achieve optimum
nerformance.
1.2 Digital PLL Frequency Synthesizer
V C Q





f r e f
PD
Figure 1-5 Basic PLL Frequency Synthesizer
Fig. 1-5 shows the block diagram of a digital PLL frequency synthesizer
Comparing with the PLL in Fig. 1-2, a programmable divide-by-N counter is
added to achieve frequency selectivity. The VCO output frequency is divided
down by the divide-by-N counter and the output is fed to the phase detector
where it is compared with the reference frequency. The error signal generated
from the phase detector is integrated and in turn drives the VCO. In this
configuration, output frequency of the synthesizer is given by
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f = N • f -
v co ref (1.1)
where division ratio N is an user defined integer through channel selection
circuit. The channel spacing is given by f f and the output frequencies can beI C T
ef ' ref'ref etc-
In conventional PLL frequency synthesizer design using bipolar process, ECL
and fL circuit techniques are usually adopted [5]-[6]. ECL circuit is used to
tackle the high speed requirement of the programmable divider at the expense
of low noise immunity, bulky area and high power consumption. which
operates at a much lower speed provides high packing density and low power
dissipation.
1.2.1 High Frequency PLL Frequency Synthesizer with Prescaler
For high frequency applications such as TV receivers and mobile telephone,
frequencies in the GHz range are required. To achieve this, a single modulus
fixed ratio prescaler is added between the programmable divider and the VCO.
The block diagram of a PLL frequency synthesizer with prescaler is shown in
Fig. 1-6. The prescaler is usually implemented by ECL or Schottky TTL for
their high speed characteristics.






Figure 1-6 PLL Frequency Synthesizer with Prescaler
With a single modulus prescaler division ratio of P, the output frequency of
the synthesizer becomes
f = NP • f .
vco ref (1.2)
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For example, take the prescaler ratio P be 8, the channel spacing becomes
8f ef and thus the output frequencies are limited to 8fpef, 16f.ef, 24f f.. etc.
In addition, a reference frequency divider is often employed to scale down the
oscillating frequency in MHz region to the desired value. This avoids the need
of a bulky crystal to operate in KHz region. However, the insertion of
reference frequency divider protracts the acquisition time and degrades the
performance in CB transceiver applications.
1.2.2 PLL Frequency Synthesizer with Dual Modulus Prescaler
To circumvent the disadvantage of large channel spacing in frequency
synthesizer with fixed ratio prescaler, dual modulus technique is utilized in
prescaler design. A dual modulus prescaler is a divider whose division ratio
can be switched from one value to another by the triggering of an external
control signal. As shown in Fig. 1-7, two programmable counters













Figure 1-7 PLL Frequency Synthesizer with Dual Modulus Prescaler
be smaller than Na. Output of the prescaler is fed to both programmable
counters where their outputs will be decremented by one upon each clock
signal from the prescaler. If counter N2 has not yet down-count to zero, the
prescaler is counting at a factor of P+l. When the counter N2 counts down to
zero, the VCO has already generated N2(P+1) pulses and the control logic will
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change the prescaler ratio to P. Meanwhile, counter has counted down to a
value of (N:-N2). After (Nj-NP pulses from the VCO, counter N2 becomes
-a
zero and both programmable counters will be preset and the prescaler ratio
converts back to P+l. Mathematically, the output frequency of synthesizer is
1NUP+1 Ni-N2: p (1.3:
(N, + N. P) (1.4)
Unlike the single modulus prescaler discussed in section 1.2.1 where the
channel spacing is limited to Pf e f, the channel spacing of dual modulus
prescaler is only f -. Thus dual modulus synthesizer, often referred to asi c I
pulse swallowing synthesizer, provides higher tuning resolution. The
requirement of N2 less than N2 is crucial. If NT were less than N2, counter Nx
would reach zero earlier than counter N2. Thus, the dual modulus prescaler
would always retain a factor of P+l and the system could not work properly.
In order to achieve maximum tuning resolution, N2 should be any value
between 0,..P-1 and the maximum value of N2 is thus P-l. Since Na should
be larger than N2, the minimum value of Nj is N2+l, P. To extend the
operating frequency range, one should choose a higher value for P. The
minimum achievable division ratio P2, however, would be degraded by a higher
value of P. This calls for a four modulus prescaler based on the same concept
of the dual modulus prescaler [9]. The improvement in performance is obtained
at the expense of complicating the design of the overall system.
Implementation of dual modulus synthesizer and their advantages have been
extensively discussed in [10H12].
1.3 BiCMOS Technology
CMOS, while providing high packing density and low power feature, has
recently become the mainstream fabrication technology for memories and
microcomputers design. However, the velocity saturation and hot-carrier
effects of MOS technology when scaling down to sub-micron dimensions put it
outside the realm of very high speed applications. Bipolar transistors, on the
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other hand, providing high transconductance thus high speed is only limited by
power dissipation and yield performance. Intuitively, a suitable combination of
bipolar and CMOS technologies is the solution to high speed, low power system
design with superior performance.
BiMOS has long been argued to be the next drive of technology [13].
Combining bipolar and MOS transistors on the same die, it becomes a more
attractive solution for designing gate arrays, interface circuits, memory devices
and mixed analogdigital circuits. Following the introduction of the first
commercial monolithic BiMOS integrated circuits in 1973, rigorous research
and development efforts have been done to exploit the versatility of BiMOS
technology. However, it is not until BiMOS has become 'comfortably' merged
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Figure 1-8 BiMOS Fabrication Process Flow
Considering a typical BiMOS fabrication process flow shown in Fig. 1-8
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[14], the BiMOS technology usually requires two or three more mask levels
than CMOS. The buried layers under the wells serve to minimize the latch-up
problem in traditional CMOS technology. Epitaxial layer, although more
complex and expensive than normal CMOS process, provides a better control of
bipolar transistors parameters and eases the soft error problem in CMOS
process [15]-[16]. Besides, the introduction of poly-emitter adds an extra
interconnection layer for the whole system. Fig. 1-9 shows the device structure

















Figure 1-9 BiCMOS Device Structure
To date, many BiMOS versions of gate arrays and memory chip are available
[17]-[22] and various structures of BiMOS process are proposed by different
semiconductors vendors, like the Texas Instrument's Trench-Isolated BiCMOS
process [23] and LinBiCMOS process [24], Signetics HS4+ process [25] and
Motorola's BiMOS I process [26]. Semiconductor Companies are kept moving
in this blooming technology.
1.4 Overview of UAA 4802
Fig. 1-10 shows the block diagram of UAA 4802. It is a PLL frequency
synthesizer which consists of two Preamplifiers, Prescaler, 15-bits
Programmable Divider, Phase Detector, M-Bus receiver, Band Buffer,
Reference Divider, Oscillator and an Op-Amp. Preamplifier 1 and 2 are used



























































Figure 1-10 Block Diagram of UAA 4802
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to amplify the RF input signal with an input sensitivity of lOmV r.m.s. For low
frequency application, the Preamplifier 1 and the Prescaler can be bypassed
through software control and the input signal will then pass via the
Preamplifier 2. Information for tuning and control is acquired through the M-
Bus receiver.
A 15-bit programmable divider is used to achieve a division ratio of 17 to
32767 in steps of unity. The Reference Frequency Divider has a selectable
division ratio of 2048, 1024, 512, and 256. The Phase Comparator is a type 4
[19] phasefrequency sensitive detector which offers a better overall
performance. Most importantly, the characteristics of duty-cycle independence
of the detector is a necessary condition for the proper operation of this PLL
frequency synthesizer and we will come to this later in section 3.6. An
Op-Amp which is the basis of the loop filter is also included on the chip. The
passive elements of the loop filter are connected externally so as to increase
the flexibility for different applications.
1.5 Thesis Organization
This thesis includes the design, layout, and verification sections. Chapter 2
is a description of Motorola BiMOS I process.
Chapter 3 is devoted to the performance evaluation of UAA 4802. Many
interesting points are discussed.
In accordance with the specifications of the original UAA 4802, a BiCMOS
version is suggested in Chapter 4. In addition, different circuit techniques are
adopted and a comparison of their performance will be analyzed.
Chapter 5 illustrates the floor plan of the BiCMOS UAA 4802 and layout of
the Programmable Divider, Phase Detector are shown. A program which
performs design rule checking is discussed.
Chapter 6 describes the performance verification of the BiCMOS UAA 4802.
Moreover, a comparison of the system performance to the original chip is
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given,
Chapter 7 suggests some future works for the design of UAA 4802
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CHAPTER 2 BiMOS PROCESS DESCRIPTION
The Motorola BiMOS I process is a double-metal ion implantation process
with poly-emitter. The starting material is a p type 100 substrate. Altogether 14
major steps are required for this process. In the following, we will give a detailed
description of the Motorola BiMOS I technology.
Procedure:
1. N+Buried Layer (SOI)
The N+ buried layer defines the areas for NPN and PMOS transistors. After
Si02 deposition, the P+ buried layerchannel stop for NMOS area is defined using
the negative mask of (SOI).
B
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Figure 2-1 N+ Buried Layer and P+ Channel Stop
2. P-epi Growth
After the drive-in process of the buried layerchannel stop, a 1.6pm thick
P-epitaxial layer is deposited.
P- EPI
N+ Buried N+ Buried
P+100
Figure 2-2 P-EPI
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3. N-Well Implantation (S01W)
N-Well of 1.5jim thick is formed on the N+ buried layer. Then, annealing is













Figure 2-3 N-Well Implant and Anneal
4. NitrideActive Area (S03)
The nitride mask serves to define the active areas. Then a P+ channel stop is
formed to avoid parasitic inversion between N-Well and adjacent area. Afterward,











Figure 2-4 Active Area Definition and Isolation
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5. Inactive Base Implantation (SO4MR'
The inactive base serves to contact between the active base and the base
contact. A thin buffer oxide is also grown to protect the inactive base.
BResist
SiO2 Si0 2
N Well P- EPI N Well
N+ Buried N+ Buried
P+ 100
Figure 2-5 Inactive Base Implant (and RE-OX)
6. Threshold Adjustment and Resistor Implantation
The threshold of the PMOS and NMOS transistors is adjusted through
implantation of boron. Afterward, N-well resistor regions (SO4MR) are implanted
and a thin gate oxide is formed. A 500A polysilicon is then deposited to protect
gate oxide on the inactive base.
B BB
SiO2 Si0 2
N WellN Well P- EPI
N+ BuriedN+ Buried P+ <100>
Figure 2-6 Threshold Adjust Implants Resistor
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7. Active Base Implantation (S04D)
The active base implantation defines the active base which lie underneath the
poly-emitter.












Figure 2-7 Active Base Implant
NPN
8. Polysilicon Deposition Etching (S04P)
Another 3.0KA polysilicon layer is deposited. Thus, the total thickness of
MOSFET polysilicon gate is 3.5KA, and that for poly-emitter of bipolar transistor
is 3.0KA.









Figure 2-8 After Poly Deposition and Etch
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9. LDD Spacer Oxide SourceDrain Implantation
After the formation of spacer, the source and drain implantations, and P+
enhancement for resistors are done.










Figure 2-9 SourceDrain Implants
10. LTO
The entire wafer is covered with a low-temperature oxide (LTO). Then, the
LTO is removed using anisotropic plasma etching. Such etching does not remove











Figure 2-10 After Spacer Oxide Deposition
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11. Spacer Oxide Etching












Figure 2-11 After Spacer Oxide Etch
12. PtSi
Platinum silicide is used to reduce the contact resistivity of the source and
drain areas for MOSFETs, and collector, base and emitter areas for bipolar
transistors.
PtSi PtSi







Figure 2-12 After Silicide
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13. Contact (S06)
Contact windows are opened.










Figure 2-13 Cross-Section After Contact Etch
14. First Metal Deposition















Figure 2-14 After First Metal
15. Via (S09)
The mask define vias.
16. Second Metal (S04R)
The mask defines second layer of metal interconnect.
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CHAPTER 3 ANALYSIS OF UAA 4802
To implement UAA 4802 by BiMOS approach, we have to firstly understand
the characteristics of the IC, its limitation and the circuit design of individual
functional block. Besides, we should also have an idea about the limitation of
the process performance. Table 3-1 shows the partitioning of UAA 4802. For
the sake of convenience, the block diagram of UAA 4802 is repeated in Fig.
i i
UAA 4802
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Figure 3-1 Block Diagram of UAA 4802
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Basically, we have two objectives that can be achieved only by adopting the
BiMOS approach:
1. Reduce the die size by at least 20%,
2. Reduce the power dissipation.
In order to fulfill the requirements, we are going to use CMOS circuit
technique to replace all fL and as much of ECL as possible. Owing to the
limitation of CMOS technology, high frequency andor high voltage functional
blocks will retained in bipolar. Table 3-2 shows the electrical characteristics
of UAA 4802.
ELECTRICAL CHARACTERISTICS (VCC1=4.5-5.5V, VCC2=31-33V,
T = 0 TO 70 °C)
CHARACTERISTICS PIN SYMBOL MIN TYP MAX UNIT


















































TABLE 1-2 Characteristics of UAA 4802
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3 ICC1 60 mA
ICC0 30 mA
POWER DISSIPATION PD 320 mW
PACKAGE THERMAL
RESISTANCE
(Chip to ambient air) RTH 70° C deg.CW
TABLE 3-2 Characteristics of UAA 4802
(CONTINUED)
For most cases, the conversion from bipolar to BiMOS for the functional
blocks is straightforward. All ?L portions of the UAA 4802 including the
M-Bus, Shift Registers, Latches A B, Phase Comp., Reference Divider,
Latch Control, and Logic (Test) Circuit, because of their low speed, can
undoubtedly be replaced by CMOS for its better performance over fL. The
oscillator which is operated at 4MHz can easily find a CMOS substitute.
However, the Preampl, Preamp2, Op. Amp, and High Voltage Buffers because
of their high frequency andor high voltage requirements will have to remain
intact. The challenge of this project is to implement the Programmable
Divider in a mixed circuit technique - BiCMOS.
The Programmable Divider in UAA 4802 is a preloadable ripple down
counter with altogether 15 stages of ECL flip-flops connected in cascade. The
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maximum input frequency of the Programmable Divider is 165MHz. Since
each subsequent divider stage toggles at a frequency half of that of the
preceding stage, it is not necessary to use bipolar for those stages which toggle
at a progressively lower frequency and CMOS can undoubtedly be applied to
minimize the total die size. Moreover, the power consumption can also be
reduced by using the BiCMOS approach.
In the following sections, we will analyze the function of each building
block in UAA 4802. Extensive simulations have been done to verify the
findings and many points of interest will be discussed. Considerable amount of
text will be devoted to the Programmable Divider which is the most significant
in our work.
































































































































Figure 3-2 Schematic of Preampl


















































































Figure 3-3 Schematic of Preamp2
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3.1 Preampl and Preamp2
In radio or TV broadcasting system, modulated carriers are highly
attenuated in transmission. The transmitted signal strength at the receiver site
may be a few tens of mV. Preampl and Preamp2, as shown in Fig. 3-2 and
Fig. 3-3 respectively, are designed to guarantee a high input sensitivity of
10m Vr m s. •
31 1E-Q18E)
U7T~r









10 11 12 13 11
TIME (ns)
Figure 3-4 Simulation results of Preampl
In normal operation, either Preampl or Preamp2 will be used. For
frequencies lower than 165MHz, Preampl and Prescaler can be bypassed via
control pin PRE and the signal then passes through Preamp2. This is achieved
by logic N1..N4 and together with transistors QA, QB, QC and QD to turn
off the current to either Preampl (and Prescaler) or Preamp2 . Since either
Preampl or Preamp2 is active at a time, the output of Prescaler and Preamp2
are logically ORed together. Fig. 3-4 and Fig. 3-5 show the typical simulation
results of Preampl and Preamp2 respectively assuming an input signal of
10mVr m s - Output of Preampl will be fed forward to the Prescaler while
that from Preamp2 to the Programmable Divider directly.
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Figure 3-5 Simulation results of Preamp2
3.2 Prescaler
Prescaler is used to scale down the input signal to a frequency which can
be handled by the programmable divider. In UAA 4802, a fixed divide-by-8
Prescaler shown in Fig. 3-6 is adopted to divide the input signal from 1.3GHz
to 165MFlz. It consists of three divide-by-2 dividers connected in cascade.
Each divide-by-2 divider is configured as a ECL T-type flip-flop (TFF). For
simplicity, the full schematic of one TFF is shown in Fig. 3-6, the other two
are represented by the boxes. Coupling between dividers is accomplished by
emitter-follower stages which act as level-shift circuits and also reduces the
output impedance. Note that the output driving stage for the last divide-by-2
divider uses two load resistors instead of constant current sources. The reason
is to prevent the following differential amplifier pair (Q83 and Q84) from
oscillating. This can happen if its current sources are turned off by the
transistor QD.







Figure 3-6 Schematic of divide-by-8 Prescaler
3.2.1 Output Characteristics
The output waveform of the divider-by-8 Prescaler is plotted together with
the input waveform in Fig. 3-7. Input signal is assumed to be a sine wave of
1.3GHz with an amplitude of 200mV peak to peak. The ripple presents at the
output signal is mainly due to the temporary 'ON' of the switching transistors
in Both master anH slave FFs durin? transition state.
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wion i W
PRESCALER0P with IP Ypp 200«V at 1.3GHz
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Kmii-p P-7 Simulation results of divide-bv-8 Prescale
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3.3 Programmable Divider
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Figure 3-8 Floor Plan of Programmable Divider
The Programmable Divider shown in Fig. 3-8 is a preloadable ripple down
counter which can be set to any division ratio in the range of 17 - 32767 in
steps of unity. Every time it counts down to zero, it will be set to the division
ratio taken from the latches B. Since latches A in Fig. 3-1 receive the division
ratio from the Shift Registers asynchronously, a double latch scheme is needed
to ensure correct data transfer between the shift registers and the programmable
divider. The programmable divider composes of 15 stages of divide-by-2 ECL
flip-flop (Dl-D5s). The division ratio N is defined by
N = 214Q15 + 213Q14 + 212Q13 + .... + 22Q3 + 21 Q2 + 2°Q1
Divided Frequency = Input FrequencyN
Preload Frequency x N = Input Frequency





where Qi's are the preload values of the counter. From eqn. 3.3, the preloac
frequency times the division ratio is equal to input frequency. Thus, the
divided frequency can be simply directed from the preload signal of the divide]
stages. At power-on the programmable divider will be set to a division ratio oJ
256 or higher (refers to the shift register section).
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With reference to the configuration of the Programmable Divider shown in
Fig. 3-8, 15 divider stages are connected in cascade with each stage toggling at
a frequency half of that of the preceding stage. CB serves as an input stage to
the Programmable Divider while the divider stages Di's are differentially
driven bv the preceding stages
In order to save power, stages toward the output end should afford a lower
current consumption as they are only required to toggle at lower rates. The
divider is divided into two groups, D1-D3 and D4-D5s, which are designated as
'High Current' and 'Low Current' sections respectively. Since the preload
frequency for the two sections are the same, output frequency of programmable
divider can be directed from the preload signal of the 'Low Current' section. In
order to allow sufficient time for the low speed section to preload, a buffer
stage FF is added to protract the preload signal for the 'Low Current' section.
Stage OB is there to convert ECL to L logic level in order to interface with
the Phase Detector. Due to the speed constraint of the fL circuit technique,
the output frequency of the Programmable Divider, which is fed to L Phase
Dpfpntor is limitpd to 1MHz
Every time after preloading, the divider begins to count down from tl
preload value to '00..00' and the cycle repeats. The high frequency portion froi
stages CB to FF at the input end was simulated and the result is shown in Fi
3-9. Signal D_Di_CON is the output clock of stage Di. Whenever the inpi
clock from the stage Di toggles from '0' to '1', stage Di+1 changes its stat
Signal C_CB_CON is the wired-OR output of stages D1-D3. When the stage
D1-D3 are '0000', C_CB_CON becomes logic '0' and in turn it force
G_CB_CON to logic '0'. This signal activates the preload action of tb
divider stages and D1-D3 are preloaded to the predefined division ratio whic
is 4 or '0010' in this simulation. In the following sections, we will concentrat
on the preloading mechanism and the design of the Programmable Divider.



















Figure 3-9 a. The high frequency portion of the Programmat
Divider from stages CB to FF at the input end.
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Fieure 3-9 b. Simulation results of Stages CB to FI
M Avl Z m v In n r 1 r r
When the 15-stage Programmable Divider counts down to '00..00', all of t
stages are preloaded and the counting process will be started immediate
following the next incoming clock. Thus, preloading does not allow to ta
more than one clock period. Consider the case when the input frequency
165MHz, allowed preloading time is only 6ns. Within such a short period
time, '00..00' decoding for the divider stages, preloading all flip-flop stages a:
mnct imnrvrtantlv. recovering from preload condition so that successful countii
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process can be continued should all be completed. Although the high current
section can meet this requirement quite satisfactory, it is not the case for the
1 r~T T rn rra f -•-»
One can deliberately increase the operating current level for stages D4-D5s
so that they can also respond within 6ns. However, this inevitably increases
the power consumption of stages D4-D5s.
A better solution is to separate the flip-flop stages into two sections.
Whenever the 'Low Current' section counts down to '00..00', these stages start
preloading while the 'High Current' continues to count down from '1111'. This
prolongs the preloading period for the 'Low Current' section to 11112 x 6ns, that
is 90ns. As soon as the stages D1-D3 count down to '0000', the preload signal
for stages D1-D3 will stop the 'Low Current' section from preloading by
deactivating its corresponding preload signal and the stages D4-D5s start to
recover from the preloading condition. At the extreme case that stages D1-D3
have a preload value of '0000', the next incoming clock will trigger the stages
D1-D3 to down-count to '1111' which causes stage D4 to toggle immediately.
Stage D4 may fail to respond and erroneously assumes that the preload signal
for D3 is '1'. Therefore, stage D4 was configured differently from D5s so that
it will toggle as soon as it sees a logic '1' at the output of stage D3 if stage D3
is preloaded to '0'. Similarly, stage D1 may also miss the clock transition from
'0' to '1' immediately after preloading, so it adopts a similar design to stage
D4. Output of the Programmable Divider is taken from the preload signal of
the 'Low Current' section instead of the 'High Current' section as the pulse
width of the later is only 6ns while that for 'Low Cunrent' section is 90ns. This
Vi rwTP.T'r limi tc flip minimum Hiicion rQtir tr 17
Stage CB
Stage CB shown in Fig. 3-16 serves as an input stage for the Programmable
Divider, complementary signals IN and INB are amplified and a reference
voltage F_CON is generated. The amplified clock signals D_CB_CON and
E_CB_CON differentially drive stage Dl. C_CB_CON is the wired-OR output
of stages D1-D3. In normal counting process, the signal G_CB_CON has a
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logic T. Whenever all of the divider stages are '00..00', the signals
C_CB_CON and G_CB_CON become logic '0' hence preloading stages D1-D3.
One important point should be mentioned here is the wired-OR of the signals
of G_CB_CON and the level shifted signal of D_CB_CON through Q24 in Fig.
3-16. This structure ensures the counting sequence to start in synchronous with
the rising edge of the next incoming clock D_CB_CON after preload (see Fig.
Stage D2
Fig. 3-18 shows the schematic of the divider stage D2. The stages D3 and
D5s have the same structure as the stage D2 except the values of current
sources. Basically, the stage D2 is a divide-by-2 direct-coupled T-FF [11].
Preload action is accomplished through the circuit Q50, Q51, Q57, Q58 etc in
Fig. 3-18 at the left-hand-side of the schematic. Q2, BQ2 are the comple¬
mentary preload signals. Besides, the decoding function is achieved bv the




























Figure 3-10 Schematic of stage D:
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circuit Q63, Q64 etc at the right-hand-side. In normal operation, G_CB_CON
is compared with the reference voltage F_CON, counting process will be
continued whenever G_CB_CON is logic '1'. To help further discussion, the
stage D2 is repeated in Fig. 3-10 but without the preloading and the decoding
circuitries. However, when G_CB_CON is logic '0', transistors Q65 and Q67
are enabled to preload the FF stage.
In order to understand the operation of this divider stage, one may trace
the logic at various nodes manually. However, this is rather clumsy and time
consuming especially for circuits with feedback. Although analogue simulation
would undoubtedly provide the solution, a different approach which is far more
efficient and easier is adopted (see Appendix) - digital modeling of ECL
• j « •
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Figure 3-11 Digital Model of D
The digital model of stage D2 is shown in Fig. 3-11. To convert origins
schematic to the digital version, one simply replaces every switching transisto
by the digital counterpart and delete the load resistors. Besides, supply VCC i
The divide-by-2 ECL T-FF consists of master and slave FFs. Durii
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preloading, G_CB_CON is logic '0', this signal disables the current transistors
Q66 and Q68. The differential pairs Q52, Q53 and Q54, Q55 are thus enabled.
The preload data to this stage from Q2 and BQ2 will set the nodes 2, 3,
D_D2_CON and E_D2_CON of the master and slave FFs accordingly. Fig.
3-12 and Fig. 3-13 illustrate the characteristics of D2. The following is the
explanation of two modes of operations:
Mode 1 Preload value Q=T: Initially, output of stage D_D2_CON shown in
Fig. 3-32 is preloaded to logic T Node that the preload values of node 2 and
node 3 are the same as those of D_D2_CON and E_D2_CON respectively.
When the preload signal is negated, the clock begins to toggle the circuit. A
negative transition of D_Dl_CON toggles the master flip-flop and nodes 2 3
change states while output signal is latched up through cross-coupled latch,
Q47 and Q48 Similarly, a positive transition of D_Dl_CON toggles the slave
flip-flop while signals of the master FF are latched up. Thus, the T-FF divides
the input frequency by 2.
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Figure 3-13 Stage D2 with Q2='0'
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Mode 2 Preload value Q='0': With reference to Fig. 3-13, after the preload
signal has been deactivated, a T at the clock D_Dl_CON will not toggle D2.
The toggling of D2 occurs only after the positive transition of D_Dl_CON. In
relation with its preceding stage, Dl, D2 will not toggle until the stage D1
transits from T to '0' and then back to T This is how a ripple down counter
would operate. Divider stages including D3 and D5s have the same principle
of operation.
Stage Dl
The schematic of Dl is shown in Fig. 3-17. As we have mentioned before,
Dl may be unable to respond to the high speed input clock immediately after
preload and misses the positive transition of the input clock, therefore it has a
different configuration.
For Dl, the master and slave flip-flops have different initial preloading
states. As a result, once a logic T is seen at the input clock D_CB_CON, Dl
will toggle. This is accomplished by connecting the Bases of transistors Q52
and Q55, Q53 and Q54 together. Reader may compare the schematic with
stage D2 where of the Bases of transistors Q52 and Q54, Q53 and Q55 are
connected. Again we discuss the circuit in two modes of operation as in the
previous section.
Mode 1 Preload value of Q='l': As shown in Fig. 3-14, D_Dl_CON is
initially preloaded to T while the master flip-flop has a different state. Upon
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Figure 3-14 Stage Dl with Q1=T'
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Figure 3-15 Stage D1 with Q1='0'
Mode 2 Preload value of Q='0': As shown in Fig. 3-15, D1 toggles in
synchronous with the positive edge of D_CB_CON.
Stage D3
Refer to Fig. 3-19, D3 is similar to stage D2 but additional signals A_CON
and I_CON are needed to feed forward to stage D4 in order to control the
operation of D4. Whenever the preload data Q3 for stage D3 is logic T, stage
D4 will be configured as D2. However, when Q3 has a logic '0', D4 may fail
to respond to the toggle of stage D3 after preload. Thus, D4 should be
configured as D1 so that once a T is seen from the output of D3, D4 will
toggle. This is achieved by changing the configuration of D4 according to the
preload signals Q3 (BQ3) hence I_CON (A_CON) of stage D3. Note that
I_CON and A_CON have logic values equal to that of Q3 and BQ3
respectively.
Stage D4
Recall that whenever Q3 is '0', D4 may miss the positive transition of D3
immediately after preload. To overcome this, D4 should be configured as D1
when preload signal Q3 of stage D3 is '0', whereas configured as D2 when Q3
is T. Consider the schematic of D4 shown in Fig. 3-21, the selection between
D1 and D2 configurations is fulfilled by the circuits, Q81, Q82, Q83, Q84 near
the master FF. When Q3 (I_CON) has a logic value of T, transistor Q83 is
enabled during preload and Bases of transistors Q52 and Q54, Q53 and Q55 (D2
configuration) are connected together. However, when Q3 (I_CON) has a logic
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value of '0', transistor Q84 is enabled and ECL pairs Q81 and Q82 replace
transistors Q52 and Q53 respectively. Thus, Bases of transistors Q81 (Q52) and
Q55, Q82 (Q53) and Q54 (D1 configuration) are connected together.
Stage D5
Fig. 3-22 shows the schematic of stage D5, it is similar to D2 with a
lower current level.
Stage FF
Stage FF serves to logically combine the preload signals for the 'High
Current' and 'Low Current' sections together. The schematic of stage FF is
shown in Fig. 3-20. The wired-OR output C_FF_CON of divider stages
D4-D5s is compared against a reference voltage. When all the flip-flop
stages D4-D5s are '00..00', C_FF_CON becomes logic '0'. This in turn
activates the preload signal G_FF_CON for the 'Low Current' section stages
D4-D5s. The logic '0' of G_FF_CON will stay active until the preload signal
G_CB_CON for the 'High Current' section is activated. Signal C_CB_CON
which is also activated by C_FF_CON, serves as an enable signal for the
preload of 'High Current' section. Since it is wired-OR with the output divider
stages D1-D3, the 'High Current' section only preloads after the 'Low Current'
section has been '00..00'.
Stage OB
Stage OB shown in Fig. 3-23 acts as the output interface stage for the
programmable divider. Since the phase comparator is fL circuit, a ECL to
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OB
Figure 3-23 Schematic of Stage OB
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3.4 Mbus Receiver
For 8-bits applications such as a computer controlled system connected with
peripheral devices where high speed data transfer is not required, a serial bus is
usually used to provide information exchange. UAA 4802 receives information
for tuning and control via a two-wire serial bus called M-Bus. The M-Bus
receiver of UAA 4802 is shown in Fig. 3-24 (MOTOROLA Bus, IIC- bus
compatible). Two input signals SDA (serial data), SCL (serial clock) carry
information between the devices connected to the system. Since many devices
may be connected to the same system, each device will be recognized by a
unique address. The transmitting device is referred to as the master device
while the receiving device is called the slave device. In M-Bus, the incoming
information consists of a chip address byte followed by two or four data bytes.
The chip address byte is checked against a prescribed pattern, if it is matched,
the data bytes will be loaded into latches. The first-bit '0' or T of the second
and fourth data byte (COFM) is used to pass this data either into the latches
for the programmable divider or into the latches for band and control
information. Since the programmable divider receives frequency information
from the latches asynchronously, double latch scheme is employed to prohibit
any data transfer to the programmable divider during preload operation. The
definition of bytes for M-Bus is shown in Table 3-3.
Definition of Bytes
CA - Chip Address 8th
first bit - 1 1 0 0 0 0 1 0 ACK
CO - Control Information 17th
1 R6 T P R3 R2 R1 R0 ACK
BA - Band Information 26th
P7 P6 P5 P4 X P2 PI P0 ACK
FM - Frequency Information (with MSB)
0 Q15Q14Q13Q12Q11 Q10Q9 ACK
35th
FL - Frequency Information (with LSB)
Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 ACK
44th
Table 3-3
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4802 is thus 11000010.
CO: The values of R0, R1 define the division ratio of the reference divider.
Reference Divider










With input frequency less than 165MHz, the bypass option of the Prescaler
and Preampl of UAA 4802 can be activated by the data bit P of CO. A T of
bit P enables the bypass option whereas 0' activates the prescaler. Moreover,
data R2 and R3 are used for testing purpose so that some internal signals can
be tested via pins 10 and 11. Table 3-5 shows the output signals of pins 10 and
11 in relation to the data R2 and R3. FREF is the output frequency of the
reference divider and FBY2 is the programmable divider output frequency
divided-by-2.
Output of Pins 10 and 11








Besides, the output state of the phase comparator can be changed through
data R2, R6 and T as shown in Table 3-6.
Phase Comparator
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BA: The data P0..P7 are the band information for the control of the output
band buffers as shown in Table 3-7. After storing the control and band
information into the Buffer latches, the data P0..P7 are effectively BB1..BB8





1 Buffer On, Pin Low
Table 3-7
FM and FL: Q1..Q15 are the preload data for the division ratio N of the
programmable divider where
N = 214Q15 + 213Q14 + 212Q13 + .... + 22Q3 + 21 Q2 + 2° 01.
After the Chip Address, two or four data bytes may be received. If three
data bytes are received, the third data byte is discarded. If five or more data
bytes are received, the fifth and the following data bytes are ignored.
Moreover, the frequency setting information (FM-FL), and the control and
tuning data (CO-BA) can be received in any order. Thus, altogether 4 types of
bus protocol are allowed and shown in Table 3-8.
Type Bus Protocol
1. STA - CA - CO - BA - STO
2. STA - CA - FM - FL - STO
3. STA - CA - CO - BA - FM - FL - STO
4 STA - CA - FM - FL - CO - BA - STO
STA = start condition
STO = stop condition
CA = chip address byte
CO = data byte for control information
BA = data byte for band information
FM = data byte for frequency information (MSB's)
FL = data byte for frequency information (LSB's)
Table 3-8
Start and Stop condition: The start and stop conditions are generated by the
master device and the bus is considered to be busy after the start condition and
to be free again a certain time after the stop condition. The data format of the
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M-Bus is shown in Fig. 3-25. The data SDA is only allowed to change during
the LOW period of the clock SCL and it must be stable during the HIGH











Figure 3-25 Data format of UAA 4802
Acknowledge: The acknowledge clock pulse is generated by the master
device. Fig. 3-26 shows the data output feature of master and slave devices.
During data transfer, the receiving device releases the SDA line (HIGH) while
master device is transmitting its data. After receiving each byte, the receiver
is obliged to generate an acknowledgment by pulling down the SDA line during
the acknowledge clock pulse SCL (HIGH). If the receiver fails to generate an
acknowledgment and leaves the SDA line (HIGH), the master will assume an
erroneous transfer and generates a stop condition to abort the transfer.
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Figure 3-26 Data feature of master and slave devices
Consider the schematic of M-Bus shown Fig. 3-24, the input clock SCL and
data SDA are inputs from the master device. Switching levels of the clock and
data are 12 VCC1 as defined by the two 96K resistors. The maximum input
clock frequency is limited to 100kHz.
A POWER-ON RESET circuit is adopted to reset the flip-flops FF2-FF8,
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to set the initial division N256 via signal POCO and to activate the data
transfer to the programmable divider at power-on via DTS. DAT and CLO are
the data and clock signals respectively to the shift register. If the received CA
is valid '1000011', signal FUN, A12 and AVA will be activated. After
receiving two more bytes, either DTF or DTB will be activated depending on
whether the information is for frequency setting or control purpose. Similarly,
the arrival of another two bytes will activate either DTF or DTB. However, if
there is no more data, a stop signal will set FF8 and in turn deactivates DTF
and DTB.
The recognition of the start and stop conditions in the UAA 4802 is
accomplished through FF1 and FF9. Upon start condition, the FF2-FF8 are
reset. These FFs constitute a ripple down counter to monitor the number of
data bits received. The slave device has to acknowledge the master after
receiving each byte, that is after the 8th, 17th, 26th, 35th, 44th data bits as
shown in Table 3-3. The conditions are decoded by the NAND gates 5-9.
Low speed ripple counter is proved to decoding error, thus special clocking
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Figure 3-27 Schematic of M-Bus counter
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To circumvent the decoding error of the ripple counter in Fig. 3-27, the
UAA 4802 adopts a novel design which utilizes the concept of synchronous
counter. That is, to synchronize the input clocks to every FF stages so that the
ripple counter effectively works as a parallel counter. A special PL digital
model (see Appendix) is adopted to simulate the ripple counter of UAA 4802.
Here, we have assumed that the delay for a single output ?L gate is 10ns and
that for a three-output IL gate is 30ns.
The simulation results of the ripple counter is shown in Fig. 3-28. SCLJB
and SDA_B are the inverted signals of SCL and SDA respectively. After the
start condition, DTS is activated and the outputs of the FFs (OUT1-OUT7) are
reset to zero. The input clock to each FF stage is CLK_Fi where i=2 to 8. As
the FFs are rising edge-triggered, the trick is to synchronize the rising edge of
the input clock CLK_Fi to each stage. With reference to the schematic of the
ripple counter shown in Fig. 3-27, the input clock CLK_F2 of FF2 is effectively
SCL_B (via gates P, K, H and X). Moreover, CLK_F3=OUTlSCL,
CLK_F4=OUTl-OUT2 SCL etc. Thus, the input clocks to every stage are only
allowed to change from T to '0' when all the outputs OUTi's of the preceding
stages and SCL are '1'. For instance, FF4 toggles upon the negative transition
of SCL only if the outputs OUT1 and OUT2 from FF2 and FF3 respectively are
both T. Similarly, FF5 toggles upon the negative transition of SCL when the
outputs OUT1, OUT2, OUT3 from FF2, FF3, and FF4 respectively are all T.
Using such approach, one may find that the rising edge of the clock signal to
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3.5 Shift Register and Latches
The schematics of the Shift Register and Latches are shown in Fig. 3-29.
DAT and CLO are the data and clock signals from the M-Bus receiver. 15
stages are required to save the 15-bit frequency information or the control
information. After receiving the Chip Address, registers 2 to 8 store the value
11000011', this address is decoded and the signals ADD and A12 are fed to the
M-Bus receiver. If the received address is valid, the signal AVA (address
valid) will be activated. With the receiving of the following data bytes, either
DTF or DTB will be activated depending on whether it is frequency setting or
control and band information. Note that double latches are employed for
frequency information and register 9 is set by the signal POCO during power-on
to set the initial division ratio N>=256. This division ratio will be loaded to
the programmable divider via signal TDI upon power-on and start conditions.
Besides, the programmable divider will also activate the signal TDI whenever
it has counted down to zero and takes the new division ratio from the latches.
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Figure 3-30 Schematic of Phase Detector
Fig. 3-30 shows the schematic of fL Phase Detector. The major
components are two RS flip-flops and two active-low latches with outputs
designated UP (OUT1) and DOWN (OUT2). Output state of the phase detector
can be controlled via input pins TRI and TES where TRI=T and TES=R2-R6
(see M-Bus section for the definition of R2, R6, T). Since I2L circuit has very
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FDIV from the programmable divider which has a pulse duration of only 90ns.
FBY2, which is for testing purposes, is the programmable divider output
frequency divided-by-2. Besides, if AVA and DTS are asserted, TDI will be
activated whenever FDIV toggles and the new division ratio is loaded into the
programmable divider from the latches.
The inverter chain of the alive zone circuit shown in Fig. 3-30 introduces
pulses at OUT2 at small phase error to eliminate the dead zone problem occurs
in low speed phase detector. The phasefrequency detector is analyzed in four
conditions by using the digital PL model (see Appendix), conditions A and B
illustrate the phase sensitive nature of the detector while conditions C and D
the frequency sensitive nature of the detector.
A. fref and fjj v have the same frequency while fref lags fi v by a small
phase shift.
B. fref and fjj v have the same frequency while fref leads fd; v by a small
phase shift.
C. fref and fdi v have a different frequency while fref is lower than fjj v.
D. fref and fdj v have a different frequency while fref is higher than fdj v-
3.6.1 General case:
In general, even no phase error exists between fref and fdj v, there is always a
pulse on OUT2 introduced by the alive zone delay chain. Besides, the glitches
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Figure 3-31
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3.6.2 Phase Sensitivity
3.6.2.1 Case A:
fref and fdj v have the same frequency while fref lags fdj v by a small
phase shift, the output of the DOWN latch (OUT2) has a pulse width in
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Figure 3-32
3.6.2.2 Case B:
fref and f v have the same frequency while fref leads fdj v by a small
phase shift, the output of the UP latch (OUT1) has a pulse width in proportional
to the phase difference of the two frequency. Therefore, in normal operation,
there is always a continuous up and down correction even the two frequencies









8580.0 12870.0 17160.0 21450.0 25740.0 30030.0 34320.0
Figure 3-33
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3.6.3 Frequency Sensitivity
3.6.3.1 Case C:
fref and fd j v have a different frequency while fref is lower than fjj v
the output of the DOWN latch (OUT2) is pulsed while UP latch (OUT1)
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Figure 3-34
3.6.3.2 Case D:
fref and fd j v have a different frequency while fref is higher than fd j v,
the output of the UP latch (OUT1) is pulsed while DOWN latch (OUT2)
usually remains at logic high. Note that the pulses at OUT2 are due to the
introduced alive zone circuit but this pulses are insignificant in comparison
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Figure 3-35
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Charge Pump Circuit
The charge pump circuit of UAA 4802 is shown in Fig. 3-36, OUT1 and
OUT2 are the outputs from the Phase Detector. It converts the output signals
of the Phase Detector to a control current which in turn drives the Op. Amp.
Whenever OUT1 (OUT2) is logic '0', the circuit draws (supplies) current
fromto the Op. Amp. circuit. The simulation result of the Charge Pump is
shown in Fig. 3-37. Note that the gain for pump up and pump down is different
in this circuit. This may help to ease the dead zone problem.
Figure 3-36 Schematic of Charge Pump circuit
Figure 3-37 Simulation result of Charge Pump circuit
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3.7 Reference Divider
Reference frequency of the PLL is generated with the reference divider by
dividing down a stable frequency from 4MHz crystal. The reference divider
shown in Fig. 3-38, composes of 11 stages of divide-by-2 flip-flop connected
Figure 3-38 Schematics of Reference Divider
in cascade and each stage is driven by the output clock of the preceding stage.
The maximum division ratio is given by
211 = 2048.
However, in order to enhance the flexibility, the last 3 stages FF18- FF20 are
software controllable so that they can act as normal divide-by-2 flip-flops or
they can be bypassed to achieve a smaller division ratio. Now the division
ratio is set by R0, R1 as repeated from Table 3-4
R0 R1 Division Ratio R
0 0 211 = 2048
1 0 210 = 1024
0 1 29 = 512
1 1 28 = 256
For ripple-down counter design, as every stage toggles at a frequency half
that of the previous stage, only the FF10-FF12 stages are high current stages
for high frequency requirement. Besides, an inverter V is needed to interface
between the high current and the low current portions of the reference divider.




Figure 3-39 Divide-by-2 FF of Reference Divider
Fig. 3-39 shows the divide-by-2 fL flip-flop for FF10-FF17. It is an
edge-triggered D-type flip-flop configured as a T-type flip-flop. Normally,
the inputs CK1 and CK2 will be fed directly from the outputs Q1 and Q2 of the
preceding stage. However, an inverter is added here to generate two input
clocks, CK1 and CK2 for simulation purpose. Fig. 3-40 shows the digital
simulation result of the divide-by-2 FF. Similar to the M-Bus section, we
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Figure 3-40 Simulation result of divide-by-2 FF
three-output gate is 30ns. Note that the clock signals CK1 and CK2,
similar to the output signal Ql, has a frequency half of that of input clock CL.
This is mainly due to the wired-AND property of PL circuit which logically
ANDs the input clocks CK1 and CK2 with the internal signals of the FF.
BiCMOS Implementation of UAA 4802 ANALYSIS OF UAA 4802




Figure 3-41 Divide-by-2 FF with bypass option
Fig. 3-41 shows the divide-by-2 FF with the bypass option. An
additional pin RN is used to control the operation of the flip-flop. If the input
value of Rn is '0', the flip-flop operates as normal. However, if RN has a value
of '1', only the NAND gates D and F are active and the input clock feeds
directly to the output. Fig. 3-42 shows the simulation result with bypass option
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Figure 3-42 Simulation Result of bypass option
As mentioned before, the input clock signal to the FF stage after
wired-AND with the internal signals of the FF has the same frequency with the
output divided-by-2 signal. For instance, the simulation results of the
reference divider with R0R1 equals to '01', ie divide-by-512, is shown in Fig.
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3-43. QFFi is the input clock to the stage FFi. With R1 equals to logic T,
the stages FF18 and FF19 are bypassed. One may find that the output
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Figure 3-44 Interface Control of Reference Divider
The interface control circuit of the reference divider is shown in Fig. 3-44.
The output signals FRET and FBY2 are for testing purpose (refer to M-Bus
section). Here, TES=R2 and this signal is wired_AND with R6 to control the
output state of phase detector.
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3.8 Oscillator
The Oscillator of UAA 4802 is shown in Fig. 3-45, input signal XTAL is
assumed to be an externally connected 4MHz crystal oscillator. This input
4MHz signal is further divided by the Reference Divider to obtain the reference
frequency. Fig. 3-46 shows the AC analysis of the Oscillator and the following
gives a summary of the simulation results:
Loop Gain at 4MHz = 6.65;
Phase Shift at 4MHz { = 4.5°;
Figure 3-45 Schematic of Oscillator





































Figure 3-46 Frequency Response of Oscillator
3.9 Buffer
Figure 3-47 Schematic of Band Buffer
The Band Buffer is shown in Fig. 3-47, altogether 8 of those, BB1 to BB8
BiCMOS Implementation of UAA 4802 ANALYSIS OF UAA 4802
are required. The buffer has open collector transistor output and is active (low)
whenever Pi (BBi+i) has a logic T where i = 0 to 7 (see the definition of P0 to
P7 in M-Bus section). They are designed to sink or supply 10mA of current
with a typical ON-resistance of 700. The buffers can withstand relative high
output voltage in the OFF-state. B5 and B6 can also be used to output internal
signals for testing purposes (see earlier for reference).
3.10 High Voltage Amplifier
The High Voltage Amplifier (Op. Amp.) shown in Fig. 3-48 is designed to
have low noise, low input bias current and high power supply rejection
characteristics. It is used to construct the loop filter for the UAA 4802. The
output signal from the Charge Pump circuit is connected to the negative input
of the amplifier and the positive input is biased internally. A minimum supply
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CHAPTER 4 BiCMOS DESIGN OF UAA 4802
4.1 Programmable Divider
In order to make the best compromise among speed, power and chip area, a
number of design iterations have been tried to determine how best the
programmable divider is separated into bipolar and MOS sections. The result
has three ECL stages at the front end to accommodate the high frequency input,
and with the remaining stages in CMOS. In order to ensure correct coupling of
the two sections, three things have to be considered. Firstly, owing to the
different speed of ECL and CMOS stages, a separate preloading mechanism
must be adopted for the bipolar and MOS sections. Secondly, the interface
circuits must be capable of translating the high speed clock and preload signals
to and fro between the two portions. Finally, the interface circuits should also
synchronize the decoding signals from both sections so that successful
preloading can be guaranteed.
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Figure 4-1 Block Diagram of the BiCMOS Programmable Divider
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Fig. 4-1 shows the block diagram of the BiCMOS programmable divider.
The divider is a ripple down counter and has 3 ECL flip-flops (D1,D2 D3)
and 12 CMOS flip-flops (D4 to D15). Whenever the output clock OP_CLK of
stage Di changes from '0' to T, stage Di+1 will toggle accordingly. When the
divider counts down to zero from a preloaded value, the system will then
preload and the cycle repeats. The definition of division ratio N is given by.
N = 214Q15 + 213Q14 + 212Q13 + .... + 22Q3 + 2aQ2 + 2°Q1 (4.1)
Divided Frequency = Input FrequencyN (4.2)
Preload Frequency x N = Input Frequency (4.3)
Divided Frequency = Preload Frequency. (4.4)
where Qi's are the preload values of the counter. Therefore, the output of the
programmable divider can simply be the preload signal, PL_D4 of the CMOS
stages as shown in Fig. 4-1. If however, the preload values for the MOS
section are all zeros, PL_D4 will never toggle and thus the minimum division
ratio of the programmable divider is given by OCL0010002, which is 8.
i
Consider the configuration of the BiCMOS programmable divider shown in
Fig. 4-1. Input stage CB serves to amplify the input clock signals. Each
flip-flop stage Di is differentially driven by the previous stage Di-i except D4.
A single-endedly driven D4 stage will minimize the complexity of the circuit
required to translate ECL level of D3 to CMOS level of D4. The interface
circuits include a ECL latch and a logic level translation circuit which
converts ECL signals to CMOS logic swing. Finally, the output from the
DECODER will initiate the preloading mechanism through ECL LATCH.
4.1.1 Preloading Mechanism
To achieve a particular division ratio, all the flip-flop stages are preloaded
to the desired values repeatedly every time all of their outputs 'OP_CLK' reach
zero. Naturally, preloading can be initiated by decoding this all zeros
condition. However, proper operation can be guaranteed only if all the flip-flop
stages have settled to the preloaded values before the next clock pulse arrives.
Obviously, this presents a problem to the MOS section which at best operates
up to about 30MHz; a long way short of the maximum operation frequency of
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165MHz. Therefore, a special preloading scheme is adopted that allows the
MOS section to preload well before the all zeros condition.
There are mainly two preload signals, PL_ECL and PL_D4, one for bipolar
section and the other for the MOS section. PL_D4 is derived by decoding all
zeros condition for the CMOS stages alone. This protracts the preloading time
for the MOS section to 1112 cycles which are equivalent to 42 ns. However,
for 12 stages of CMOS FF, the capacitance loading for the preload signals will
be very large and 42ns may not be adequate for the preloading of all 12 stages.
If buffer stages are added, the extra delay time introduced will also affect the
decoding of '00..00' case of the CMOS stages.
Now, the MOS section is further divided into subsections of stagestages D4,
D5-D6, D7-D10, and D11-D15. Each subsection has an individual preload
signal. Since the preload frequency of any subsection is the same, output of the
programmable divider can still be directed from the preload signal PL_D4 of
stage D4.
In general, any two consecutive divider stages should be preloaded simul¬
taneously otherwise preloading of the preceding stage may toggle the following
stage. As the subsections are separately preloaded, one important requirement
for the preloading mechanism is to prevent the toggling of the neighbouring
stages of the subsections during preloading. For instance, suppose stage Dll of
subsection (D11-D15) has already preloaded and stage D10 of (D7-D10) starts
to preload, an output transition from stage D10 will toggle stage Dll. For the
neighbouring stages between bipolar and MOS sections, D3 and D4, the said
problem will not occur. This is mainly due to the inherent propagation delay of
the low speed interface and CMOS circuits which causes the preload signal
PL_D4 of stage D4 to remain active even after the bipolar stages have settled
to the preload values.
Altogether 4 separate decoders, Fig. 4-2, are required for the subsections.
Each decoder is basically a RSFF as shown in Fig. 4-3. OP_CLK_Di is the
output clock from stage Di. Consider the decoder for subsection D11-D15,
stages D11-D15 will preload whenever the output clocks of these stages are all
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zero. Meanwhile, stages D7-D10 are counting down from '1111'. The preload
signal PL_D11-D15, which is latched at logic '0', serves to preload stages
D11-D15 and as an enable signal to stages D7-D10. When subsection D7-D10
reaches '0000', preload signal PL_D7-D10 is then activated. Since preload
signal PL_D11-D15 remains active, any transition at the output of stage D10
will not toggle stage Dll.
Figure 4-2 Schematics of CMOS Decoder
Similarly, stages D5 and D6 start to preload when their outputs reach '00',
provided that the signal PL_D7-D10 is active. The preload signal BPL_D5-D6
of stages D5-D6 deactivates that for stages D11-D15. This allows long enough
time for subsections D11-D15 and D7-D10 to settle to the preload values and
no false toggling will occur to stage Dll.
The preloading sequence reaches stage D4 when PL_D5-D6 is active. The
output of D4 is '0' and DECODE becomes logic '1' which in turn deactivates
the preload signal of stages D7-D10. The signal DECODE is fed to
ECLJLATCH where preloading signal PL_D4 for stage D4 is derived. PL_D4
will be negated as soon as PL_ECL is active so that the MOS section is ready
for the next cycle. PL_ECL is the wired-OR of the outputs of Dl, D2 and D3.
Therefore, PL_ECL is active whenever these three outputs are zeros and the
enable signal from DECODE has been activated.
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Special Configuration of Subsection D5-D6
As shown in Fig. 4-2, the decoder for stage D4 is simply a NOR gate.
DECODE becomes active whenever PL_D5-D6 and OP_CLK_D4 are '0'. This
in turn activates the preload signal PL_D4 to preload stage D4. Note that the
deactivating signal of subsection D5-D6 is derived from three signals PL_D4,
BQ4 and DECODE. We will explain the reason behind this configuration,
Condition 1 Preload data Q4='0': The deactivating signal for subsection
D5-D6 will be logically the inversion of PL_D4. Thus, as soon as PL_D4 is '0'
which preloads stage D4, the preload signal PL_D5-D6 for subsection D5-D6 is
negated. Since stage D4 will not change state after preloading, stage D5 will
not toggle
Condition 2 Preload data Q4=T: The deactivating signal for subsection
D5-D6 becomes logically the NOR between PL_D4 and DECODE. Thus
preload signal for subsection D5-D6 will not be negated until output clock
(DECODE) of stage D4 has settled to T ('0').
RS flip-flop
The RSFF shown in Fig. 4-3 is adopted to latch up the preload signals in





Figure 4-3 Schematics of Latch
S is T, PL and BPL become active. This preload signals will be latched up as
long as R is '0'. The BPL signal is derived from inverting PL, rather than
directly from the NOR gate with the R input, to avoid any ambiguity occurred
when both S and R are T. This may occur if the preload values of the higher
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bits are all zeros. In other words, the S input will override the R input in the
present configuration. Table below indicates the preload timing for the








6 x 1112 =42
6 x 11112 =90
6 x 1110002 = 336
6 x 11111100002 = 6054
4.1.2 Circuit Description
4.1.2.1 Input Stage CB
The schematics of stage CB is shown in Fig. 4-11. Complementary input
signals CLK and CLKB are amplified and a reference bias RB is generated.
The amplified clock signals OP_CLK and BOP_CLK differentially drive stage
Dl. CWO is the wired-OR output of stages D1-D3. The preload signal of
ECL stages, PL_ECL is compared with the reference bias RB. Whenever
PL_ECL is logic 0', the preload action is active. The signals OP_CLK and
PL_ECL are wired-OR together via Q24 so that the counting process will be
continued in synchronous with the rising edge of the next incoming clock after
preload.
4.1.2.2 ECL Preload FFs
Stages Dl, D2 and D3 are divide-by-2 direct-coupled T-FF. D2 and D3 are
identical. Stage Dl is different from D2 and D3 in the way it is preloaded.
Complementary preload data Q and BQ are required for ECL stages. Preload
signal PL_ECL is compared with the reference bias RB. In normal counting
sequence, PL_ECL is at logic T where transistors Q65, Q67 are disabled.
However, when PL_ECL is logic 40', preload will be active and the initial
condition of the flip-flop is determined by the preload data Ql, BQ1 and the
connections of the preloading transistors Q52, Q53, Q54 and Q55.
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Stage Dl:
In ripple down counter design, every divider stage should be toggle upon the
positive transition of the input clock signal from the preceding stage. For stage
Dl shown in Fig. 4-12, the input clock signals IP_CLK and BIP_CLK are fed
from the stage CB. When all the divider stages reach '00..00', the ECL stages
will be preloaded and the beginning of another cycle of counting sequence is
synchronized with the rising edge of next incoming clock IP_CLK. If Dl has
not recovered from the preload condition sufficiently fast , Dl may miss the
positive transition of IP_CLK. In order to ensure correct toggling of Dl, we
should deliberately preset different values for the master and slave FFs of stage
Dl so that once a T is seen from IP_CLK, Dl will be toggled. This is
achieved by tying the bases of transistors Q52 and Q55 together and similarly
those of transistors Q33 and Q54. In contrast, D2 and D3 will have the bases of
transistors Q52 and Q54 tied together and similarly for Q53 and Q55. The
output interface at the r.h.s. converts differential signals OP_CLK and
BOP_CLK to single-ended output CWO for wired-OR decoding purpose.
Stage D2 and D3:
Stage D2 (Fig. 4-13) is identical to D3 (Fig. 4-14). The current source
control CS of D3 is routed to the LOGIC CONV circuit which converts ECL
signal to CMOS voltage level. Similar to Dl, D2 and D3 are divide-by-2 ECL
FF with added transistors Q52-Q55 for preload purpose. They only toggle if
input from the preceding stage transits from '0' to T, D2D3 should be toggled
only when the preceding stage has toggled to '0' and back to T. This is
different from stage Dl where toggling is triggered once a T is detected from
the first incoming clock immediately after preload. Thus, the master and slave
FFs of stages D2 and D3 will have the same preset values during preload. How
this is achieved has been discussed in the previous section.
CMOS to ECL Interface:
The CMOS preload signals Q and BQ from the CMOS latches are
converted to ECL logic level using the interface circuit shown in Fig. 4-4. The
interface is simply an inverter with output logic swing of Output of this
interface circuit will be routed to the Qi and BQi of stage Di where i=l, 2 or 3.
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With reference to the schematic of stage D1 in Fig. 4-12, in order to minimize
the switching delay for preloading, we are aimed to prevent the saturation of
the transistors Q52,.., Q55, Q65, Q67. Thus
Voi Vr, - VRF-4.2Vmax CC BE
VQi „ Vr n VRP - L3V
for Q52..Q55
for 065..067
and the sizes of transistors are selected in such a way that no saturation will
occur in the ECL FFs during nreloadine.
IBQ to ECL D1.D2.D3
Q fron CMOS LflTCHl
Figure 4-4 MOS to ECL Interface
Figure 4-5 Simulation Results of MOS to ECL Interface
simulation results of the interface is shown in Fig. 4-5. The inpi
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signal and the output signals for typical case (VSS=5V, temp. = 27°C), worst
case (VSS=4.5V, temp. = 80°C) and best case (V$S=5.5V, temp. = -40°C) are
plotted.
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Figure 4-6 Schematic of divide-by-2 CMOS - Stage D5-D15
A D-type master-slave flip-flop is used as the basis for a CMOS stage.
Preloading of flip-flop is achieved by the insertion of two high drive gated
inverters, 1 and 2, to the DFF shown in Fig. 4-6. During preload, inverters 1
and 2 are enabled which in turn set the states of the master and slave flip-flops
by overdriving at nodes A and B. Since the states of CMOS stages are all zero
at this instant, inverter 3 will normally be enabled. Should it not be disabled
by the preload signal, logic conflict exists between inverters 1 and 3 because
the output of inverter 3 will inevitably be opposite to the preload value. In
addition, the inputs IP_CLK and BIP_CLK which correspond to the OP_CLK
and BOP_CLK of the previous stage will also be changing to the preload values
at the same time. If node A has latched an erroneous signal due to logic
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conflict between inverters 1 and 3, a false toggling occurs whenever the preload
value of IP_CLK from the preceding stage is T that enables inverter 4
immediately after preload. This logic conflict and racing problems can be
completely eliminated by disabling inverter 3 during preload.
4.1.2.4 Special Design of Stage D4
The above description is applicable to all stages from D5 to D15. The







Figure 4-7 Schematic of CMOS - Stage D4
stage D4. In theory, the MOS section will recover from preload condition as
soon as the PL_ECL is active. Consider if the preload values of Dl, D2 and
D3 are all zeros, they change state as soon as the next clock pulse arrives.
This in turn tries to toggle D4. Owing to the slow speed of CMOS, D4 may not
be able to respond as it is still recovering from the preload condition. This
problem exists whenever the preload value of D3 is zero. Therefore, the
solution is to preload the states of the master and slave of D4 to opposite
values whenever the preload value of Q3 is zero. With the states of master and
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slave of opposite values, D4 will toggle once when the output of D3 is logic
high. As a result, D4 can operate correctly even if its time of recovering from
the preload condition is so long that it misses the active transition of the input
from D3. The above is achieved by deliberately enabling the gated inverter 3
so that the states of the master and slave are preloaded to the opposite values.
To avoid logic conflict at node A as discussed earlier, inverter 1 will be
disabled at the same time. The added signals P and BP control the action of







Figure 4-8 Schematic of LOGIC CONY
Fig. 4-8 shows the schematic of the logic conversion circuit which converts
ECL logic swing to CMOS logic swing. In fact, two of these are needed to
translate the clock and preload signals between bipolar and MOS sections. CS
is the current source control signal tied from stage D3. The output
characteristics of the CMOS differential amplifier constructed with transistors
Q9, .., Q12 are shown in Fig. 4-9. Note that the minimum output voltage of the
CMOS differential amplifier is limited to VCE across transistor Q6. Thus, we
should adjust the threshold of the following inverter, Q1 and Q2, so that the
logic swing can be extended from 0 to 5V.
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Figure 4-9 OP Characteristics of CMOS Differential Amp.
Output characteristics of the logic interface including typical, worst and
best cases are shown in Fig. 4-10. The amplitude of the input signal is
assumed to be 200mVpp with a frequency of 30MHz. In normal situation, the
maximum input frequency is about 20MHz.
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Figure 4-10 Simulation Results of ECL to MOS Interface
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ECL Latch
Fig. 4-15 shows the schematics ECL latch for the interface between bipolar
and MOS sections. The output DECODE of the CMOS decoder is routed to
ECL LATCH where it is compared with a reference bias. When DECODE has
a logic T the signal stored in the cross-coupled latch, Q1 and Q2, activates
the preload signal PL_MOS for the MOS section. Afterward, it is reset when
PL_ECL, the preload signal of the bipolar section, goes logic '0 Value of the
reference bias and the size of the MOS transistors are designed such that the
saturation of ECL LATCH is prevented and hence the switching delay is








































































































































































































































































































BiCMOS Implementation of UAA 4802 BiCMOS DESIGN OF UAA 4802

























Figure 4-16 CMOS Phase Detector with Charge Pump Circuit
The CMOS Phase Detector with charge pump circuit is shown in Fig. 4-16.
As CMOS circuit does not suffer from slow rise-time, the INTERFACE circuit
of the original UAA 4802 can simply be discarded. The alive-zone circuit
consists of 3. 12-inverter chain which can generate a pulse of about 10ns at
OUT2 in each cycle. This 10ns introduced will be insignificant in comparison
with that generated in unlock condition. However, it proves to be essential in
solving the dead zone problem.
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Intensive simulation have been done to verify the operation of the CMOS
Phase Detector. In order to simplify the simulation, the timing parameters of
inverter and nand gates are firstly extracted by using analog simulation
software - MTIME, then digital simulation is adopted. We will analyze the
Phase Detector in three main areas - frequency sensitivity, phase sensitivity,
and the output state in relation to input signals TRI and TES.
1. Frequency Sensitivity:
a. fref fdi v - fref and fjj v have a different frequency while fref is lower
than fdi Vj the output of the DOWN latch (OUT2) is pulsed while UP latch
(OUT 1) remains at logic high. Note that in normal operation, TES and TRI
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b. fref fdi v - fref and fdi v have a different frequency while fref is higher
than fdi v, the output of the UP latch (OUTI) is pulsed while DOWN latch
(OUT2) remains at logic high most of the time. Note that the pulses at OUT2
are due to the introduced alive zone circuit but these pulses are insignificant in
comparison with that generated at OUTI.
b. f r f,
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Figure 4-17 Frequency Sensitivity of Phase Detector
MTIME is a proprietary sofeware of Motorola
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2. Phase Sensitivity:
a. fref leads fdi v - fref and fdi v have the same frequency while fref leads
fdi v by a small phase shift, the output of the UP latch (OUT1) has a pulse
width in proportional to the phase difference of the two frequency. Therefore,
in normal operation, there is always a continuous up and down correction even
the two frequencies are locked (some phase jitter must present between fref
and fdi v).
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b. fref lags fdi v - fref and fdi v have the same frequency while fref lags
fdi v by a small phase shift, the output of the DOWN latch (OUT2) has a pulse
width in proportional to the phase difference of the two freauencies.
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Phase Sensitivity of Phase Detector
3. Output State of Phase Detector:
A charge pump circuit is also included in this schematic. Compare the
CMOS charge pump with Fig. 3-30, the size of the CMOS version is much
smaller and the gain of the phase detector with charge pump can easily be
controlled by adjusting the size of transistors 13 and 14. When OUT2 is low,
the charge pump supplies current to the following loop filter through 13 (pump
up). On the other hand, when OUT1 is low (BOUT1 high), the charge pump
draws current (pump down) from the output PH (pin 17). However, when both
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OUT1 and OUT2 are high, the phase detector is in the state of high impedance.
Two input signals TRI and TES serve to control the output state of the
phase detector for test purposes. Table 4-1 shows the output characteristics of


















a. TES -TRI = '01' (tristate) - when the input signal TES -TRI is '01', the output
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b. TES -TRI = '10' (upper source only) - when the input signal TES -TRI is '10',
the output signal OUT2 will stay low and OUT1 is high independent to the
input signals fref and fj; v • Thus, the charge pump always pumps up.
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c. TES TRI = '11' (lower source only) - when the input signal TES TRI is '11',
the output signal OUT1 will stay low and OUT2 is high independent to the
input signals fref and fdj v- Thus, the charge pump always pumps down.
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Figure 4-18 Characteristics of the Control Circuit
Signal AVA (Address VAlid) and DTS from M-Bus act as enable signals to
the LATCH CTRL circuit output signal TDI which is the clock signal for
LATCHES B. The division ratio of the programmable divider will be loaded
into the divider whenever TDI is activated.








Figure 4-19 CMOS version of 4MHz Reference Divider
The CMOS reference divider shown in Fig. 4-19 consists of 11 stages of
divide-by-2 CMOS FF and the last 3 stages have bypass option. This divider
is used to divide the input 4MHz crystal oscillator frequency to the reference
frequency. The division ratio of the reference divider is defined by
R0 R1 Division Ratio R
0 0 211 = 2048
1 0 210 = 1024
0 1 29 =512
1 1 2s = 216
11 stages of divide-by-2 TFFs are connected in cascade with each stage
differentially driven by the output clock of the previous stage. The divide-by-2





Figure 4-20 CMOS divide-by-2 TFF
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With output BQ feed back to the input D, it becomes TFF. Fig. 4-21 shows the
TFF with bypass option. Whenever Rn is '1 the input clock CLK and BCLK









Figure 4-21 CMOS divide-by-2 TFF with bypass option
Table 4-2 below shows the delay characteristics of the TFFs assuming 6







































The reference divider is simulated using QUICKSIM and the timing
parameters are derived from those stated in Table 4-2. For instance, the
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simulation result of the reference divider with a division ratio of 256 is shown
in Fig. 4-22 Signal QFFi is the output clock signal from stage FFi. Note that
the output clock signals QFF17, QFFI8, QFF19 and QFF20 are the same since
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Figure 4-23 Interface Control for Reference Divider
The interface control for the reference divider is shown in Fig. 4-23. Input
signals 62.5KHz and f f are taken from the reference divider while output
signals FRET and FBY2 are for testing purposes (refer to M-Bus section).
Moreover, TES=R2 and this signal is logically AND with R6 to control the
output state of phase detector (refer to M-Bus section in chapter 3).
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4.2.3 M-Bus
UAA 4802 receives control and tuning information via a two wire bus, the
so called M-Bus. Incoming data is processed in the CMOS M-Bus shown in
Fig. 4-24. Altogether 3 bytes or 5 bytes of information will be received
depending on the type of applications. The first data byte is chip address byte
by which individual device can be distinguished (AVA). The following data
byte includes frequency setting, and control and tuning information. A function
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programmable divider (DTF) or the latches for band and control information
(DTB).
SDA is the serial data signal whereas SCL is the serial clock generated by
the master. A seven stages ripple counter is used to monitor the number of
data bytes acquired. Upon the reception of each byte, an acknowledge pulse is
sent to the master (transmitting) device. However, if the slave device
(receiver) fails to generate the acknowledge pulse, the master device will
assume an erroneous transfer and retransmit the data all over again.
Consider the definition of bytes for M-Bus receiver shown in Table 4-3,
Definition of Bytes
CA - Chip Address 8th 9th
1 1000010 ACK
CO - Control Information 17th 18th
function bit 1 R6 T P R3 R2 R1 R0 ACK
BA - Band Information 26th 27th
P7 P6 P5 P4 X P2 PI P0 ACK
FM - Frequency Information 35th 36th
function bit 0 Q15 Q14 Q13 Q12 Qll Q10 Q9 ACK
FL - Frequency Information 44th 45th
Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 ACK
TABLE 4-3
acknowledge pulse will be generated from the receiver after receiving each
data byte, that is the 17th, 26th, 35th and 44th clock pulses. To circumvent the
decoding error of the ripple counter, a special design is adopted to synchronize
the input of clock of each FF so that the ripple counter 'effectively' acts as a
synchronous parallel counter.
Part of the ripple counter is shown in Fig. 4-25 and the simulation result of
the ripple counter is shown in Fig. 4-26. CLK2, CLK3 and CLK4 are the clock
signals to the FF2, FF3 and FF4 respectively. CLK2 is simply the inverted
signal of SCL, the serial clock to the M-Bus receiver. However, different from
conventional ripple counter where input clock is directed from the BQ output of
the preceding stage, the input clock is derived from the Q output. This Q
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output is NANDed with the SCL signal so that the rising edges of all clock
signals are synchronized. The output changes of all FF stages are of course
synchronized accordingly and any decoding error due to transitional states is
avoided. In fact, each clock signal is derived from NANDing the SCL with the
Q outputs of all preceding stages, for examples, CLK5=Q4 Q3 Q2 SCL,
CLK4=Q3 Q2 -SCL, CLK3=Q2 SCL, therefore, the input clocks are only
allowed to change from T to '0' when all the output Qs of the previous stages
and SCL are 1 . Although this limits the LOW period of the clock pulses to
half of the SCL period, it will not affect the performance of counter as the
maximum speed of the M-Bus receiver is only lOOKHz. Comparing with














6000.0 12000.0 18000.0 24000.0 30000.0 36000.0 42000.0
Figure 4-26 Timing Diagram of Ripple Counter
As mentioned in Table 4-3, the receiver has to generate an acknowledge
pulse after receiving each data byte. In Fig. 4-24, NAND gates 2,.., 6 serve to
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decode the 8th, 17th, 26th, 35th and 44th input clock pulses of the M-Bus
receiver and the simulation result of the whole M-Bus receiver is shown in Fig.
4-27. P8, P17, P26, P35 and P44 are the decoded output the 8th, 17th, 26th,
35th and 44th clock pulses respectively. This signals in turn generate the
acknowledge pulses required (see Fig. 4-30). Besides, the output clock signals
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Figure 4-28 DFF with Reset for M-Bus
Fig. 4-28 shows the D-type flip-flop with reset option which is used in the
CMOS M-Bus receiver counter. The input clocks CLK and BCLK are
differentially driven by the output clocks Q and BQ of the preceding stage.

























































































Figure 4-29 Schematic of M-Bus Receiver with Shift Registers and Latches
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Whenever R is T, the output Q is reset to '0'. However, if R is '0', this
flip-flop works as normal D-type flip-flop.
The M-Bus receiver, shift registers and latches are shown in Fig. 4-29.
Since the first received bit of the second or the fourth byte is used as function
bit to distinguish between frequency information and control plus band
information, only 15 shift registers and latches are required to temporary store
the information. Upon the reception of the two full bytes, either DTB or DTF
will be active so that the data is loaded to the latches Q1-Q15 (frequency
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Figure 4-30 Simulation of M-Bus Receiver with Shift Registers and Latches
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simulation results of the M-Bus receiver with registers. I1..I15 are the output
signals from the registers. The output signals Q1-Q15 and B1-B15 are shown
in hexidecimal.
Upon the reception of the chip address byte (11000010 here for SDA), the
signal AVA goes logic '0' (valid) and ACK is pulsed. With the reception of the
following two data bytes DTB is active and the data '2AD5 Hex.' is loaded into
the latches B. Similarly '5555 Hex.' is loaded into the latches Q after the
reception of the fifth data byte. Note that ACK is pulsed upon the reception of
each data byte.
4.2.4 Shift Register and Latches
The schematic of shift register and latch for band information is shown in
Fig. 4-31. The shift register is simply an edge-triggered DFF. For the latch,
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Figure 4-31 Schematic of Shift Register and Latch
The latches for frequency information is shown in Fig. 4-32. Note that
double latches scheme is adopted to ensure no data transfer to the latch during
preloading preload of the programmable divider. Moreover, latch 9 is different
from other latches in which an extra signal BPOCO is needed to set the initial
division ratio 256 or larger upon power-on (refer to M-Bus section).
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Figure 4-32 Schematic of Latch for Progr. Divider
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CHAPTER 5 LAYOUT
5.1 Floor Plan of BiCMOS version of UAA 4802
The floor plan of the BiCMOS version of UAA 4802 is shown in Fig. 5-1.
The high frequency input signals from pins 4 and 5 are fed to Preampl or
Preamp2. The output of the Prescaler or the Preamp2 will then be routed to the
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Figure 5-1 Floor Plan of BiCMOS version of UAA 4802
input stage CB of the Programmable Divider. Besides, the output of the
BiCMOS Programmable Divider and that of the Reference Divider are fed to
the Phase Detector which in turn drives the High Voltage Op. Amp. A CMOS
Oscillator is located at the top right hand comer. The Reference Divider
scales down the oscillating frequency to the reference frequency required which
is later compared with the divided frequency of the Programmable Divider.
Moreover, the CMOS M-Bus Receiver sends the frequency setting or control
and tuning information to the Shift Registers and the Latches. The information
stored in the Latches is used to control the operation of the BiCMOS
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Programmable Divider and the Band Buffers.
The boundary of the Programmable Divider is highlighted with the bold
lines in Fig. 5-1. The floor plan of the BiCMOS Programmable Divider is
based on the fact that the area of a CMOS divider stage is roughly 16 of that
of the corresponding ECL divider stage. Most importantly, it should fit tightly
with other functional blocks in order to achieve maximum area efficiency. Fig.
5-2 shows the important signal flows of the BiCMOS Programmable Divider.
The inputs CLK and CLKB are differential outputs of the Prescaler or the
Preamp2. Each divider stage is differential driven by the preceding stage
(OP_CLK and BOP_CLK or OP_Dn and BOP_Dn). The reference bias RB and
the preload signal PL_ECL from stage CB are routed through stages Dl, D2, D3
and the ECL Latch. The output of the CMOS Decoder, DECODE, is fed to the
ECL Latch in which the preload signal PL_D4 is derived. The divided








Figure 5-2 Important Signals Flow of BiCMOS Programmable Divider
5.2 Power Distribution of Programmable Divider
The power distribution of an IC is very important since it confines the
placement of the functional blocks on the die. A good power distribution
scheme results in not only better area efficiency but less crossing of metal
tracks. The power distribution of the BiCMOS programmable divider is shown
in Fig. 5-3.
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EZ3 VDD
□ GND
Figure 5-3 Power Distribution of BiCMOS Programmable Divider
5.3 Layout of BiCMOS Programmable Divider
The BiCMOS programmable Divider described in Chapter 4 has been
implemented using Motorola 2pm BiMOS process. In order to suit different
routing requirements, two structures of npn transistors are adopted and shown in
Fig. 5-4. With reference to these structures, a n-well is grown on the buried
layer which defines the boundary of a transistor. Then the nitride mask defines
the implantation areas for the emitter, the collector and the base. The inactive
base serves to link between the active base and the base contact. The active










Figure 5-4 Layout of NPN Transistors
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poly-emittter. The poly-emitter layer serves as both the emitter region and
link to metal connection. The contact windows are opened for connections to
the base, and the collector by the first metal (for a detailed description of the











Figure 5-5 Layout of Programmable Divider Stage D5-D15
The layout of stage D5 of the BiCMOS programmable divider is shown in
Fig. 5-5. The differential preload signals PL and BPL control the preload
action of the divider stage. Differential input clock signals IP_CLK and
BIP_CLK are directed from the outputs of stage D4. Likewise, output clocks
OP_CLK and BOP_CLK differentially drive the following divider stage.
The layout of the divider stage D1 is shown in Fig. 5-6. Differential clock
signals IP_CLK and BIP_CLK are routed from the stage CB while output clock
signals OP_CLK and BOP_CLK are fed to the following stage D2. PL_ECL is
the common preload signal for ECL stages. Signal CWO is the wired-OR
outputs of ECL divider stages D1 to D3. Besides, Q1 and BQ1 are the input
preload data from CMOS latch. The reference bias RB is fed from the input
stage CB. The layout of the whole programmable divider and the phase
detector are shown in Fig. 5-7 and Fig. 5-8 respectively.
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Figure 5-6 Layout of Programmable Divider Stage D1

Fig. 5-8 Layout of the Phase Detector
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5.3.1 Design Rule Checking
Upon layout completion, designer should check whether for design rule
violations, this process is often referred to as design rule checking. Process
Design Rule Checking (PDRC) is a component of MASKAP [71], which is a
LSIVLSI Mask Verification System. It analyzes the data base of the digitized
mask and renorts anv Hedon mlp violation
The operations for design rule checking fall into four main categories:
1. Logical operations to generate new layers from other layers, for example,
HATP = POT V Am MTTPmP
a new layer GATE is created which is defined to be the area intersect between
the layer POLY and the layer NITRIDE.
2. Sizing to generate new layers from the contraction or expansion of other
la vers Consider
US NITRIDE = NITRIDE UNDER SIZE BY 2 UNITS,
the layer USNITRIDE is created by undersizing the layer NITRIDE by 2 units.
3. Generation of new layers from the relationship between selected layers. For
inctQnP
TEMP = POLY OUTSIDE NITRIDE
the layer TEMP is defined to be the areas of the layer POLY which are totally
outside the layer NITRIDE.
4. Dimensional checking to check the design rules. For example,
EXT GATE NITRIDE LT 0.5v
any external separation of the layer POLY and the layer NITRIDE which is
less than 0.5 unit is reported as error.
For simple design rule checking, only the fourth operation is needed.
However, multiple steps with a combination of all four operations may be
needed for complex rule checking.
There are two basic inputs to PDRC: the MASKAP integrated data bas
and the PDRC Run Control File.
The integrated data base is built by the CONTIN module from a graphic
data base (GDB) file containing information of the digitized mask and a
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Process Characteristics File (PCF). The PCF defines the layers used, and
interlayer logical operations required to define the devices and interconnect
narameters.
PDRC Run Control File contains the operations needed to perform
dimensional checking and a list of design rule parameters.
Two forms of PDRC output including graphical and text formats are
available. The Design Rule Error Summary lists the number of errors found for
each design rule. The graphical output, which can be plotted through the
PRINTPLOT module of MASKAP, contains all line segments found with
design rule violations. For each design rule, a error cell contains all line
segments which violate the rule will be created. User can correct their data
base by comparing the layout with the error cells. For any set of design rule
check, a maximum of 15, 000 error line segments can be produced.
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CHAPTER 6 PERFORMANCE OF THE BICMOS IMPLEMENTATION
This chapter is devoted to the performance evaluation of the BiCMOS
design of UAA 4802. Since the design has not been realized into wafer yet,
analysis of the performance of the BiCMOS design will be based on simulation
results and theoretical calculation.
6.1 Programmable Divider
As described in the preloading mechanism of the BiCMOS programmable
divider in Chapter 4, all the CMOS subsections are individually preloaded. In
addition, all CMOS divider stages except D4 will have recovered from preload
condition at the instant of the first incoming clock after preload. Thus, one can
consider the divider into two sections which have weakly linked activities.
The two sections are stages CB-D4 and stages D4-D15, and they can be
separatedly evaluated with full confidence on the validity of the results.
6.1.1 Stages CB-D4
Figure 6-1 Block Diagram of the BiMOS Programmable Divider
Fig. 6-1 shows the schematic of the programmable divider from stage CB
to stage D4. In order to cut the simulation time, simulation of the
programmable divider for minimum division ratio will be based on this
configuration. Minimum division ratio is the most critical because every stage
in the section CB-D4 will have to toggle immediately upon the first incoming
work after preload. Since this circuit composes altogether over 300 bipolar and
MOS transistors, SPICE was proved to be inefficient to achieve DC conver-
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gence in the simulation. A better analogue simulation software Saber was
used instead to simulate the circuit. Fig. 6-2 is the simulation result with a
division ratio of 8 (the minimum division ratio) at typical condition
(temperature=27° C, VCC=5V). Input signal is a 165MHz sinusoidal wave with
a magnitude of 400mVpp and a DC voltage offset of 3.2V. This signal is
similar to what is expected from the output signal of the Prescaler. The
simulated output has a frequency 18 of the input signal and a voltage swing of
~5V.
6.1.2 Logic Conversion Circuit
Fig. 6-3 shows the simulation results of the logic translator. The input
signals are the differential output clocks from stage D3 with a magnitude of
about 400mVpp. The translated output in CMOS level is directed to stage D4.
Note that the maximum voltage of the output clock is not up to 5V, this is
mainly due to the limitation of the logic conversion circuit (refer to the LOGIC
CONY section in Chapter 4).
6.1.3 Preload signals of Programmable Divider
In Fig. 6-4, the preload signals PL_ECL, PL_D4 and the reference bias RB
are monitored as the divider is counting with a division ratio of 8. A logic '0'
of PL_D4 serves as an enable signal to start the preload action of the ECL
stages. When the ECL stages count down to '000', PL_ECL becomes logic '0'
(active) which in turn activates the preload of ECL stages and deactivates the
signal PL_D4. Note that the preload duration ('0' period of PL_ECL) of the
ECL stages is very short. This shows why two separate preloading mechanisms
for the ECL and CMOS sections are required.
6.1.4 Postlavout Simulation
To verify the worst case performance of the programmable divider, we have
to consider:
1. process variation of (3 which affects the performance of bipolar transistor.
Saber is a trademark of Racal Redac
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2. process variation of resistor values which affect the current source value
(delay characteristics) in ECL divider design
3. capacitances between the metal track and the substrate.
4. variation of the MOSfets size due to layout constraint.
With reference to the layout of the programmable divider shown in Fig.
5-7, we can modify the size of MOSfets in D4 and add the metal track
capacitance to the corresponding node. Besides, we have to modify the
resistors values in the way to reduce the current level hence the speed of the
ECL stages. By using the worst case process parameters, worst case
(temperature =80° C, VCC=4.5V) simulation results was obtained as shown in
Fig. 6-5. Note that the output signal from the programmable divider has a
voltage swing of -4.4V with a frequency of 18 of the input frequency. Thus,













Figure 6-6 Schematic of D4-D6
To verfiy the function of stages D4-D15 which are all in CMOS, the
analog simulation software - MTIME is adopted. With reference to the
preloading scheme of the BiCMOS programmable divider discussed in chapter
4, the CMOS divider stages are divided into subsections and each subsection is
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separately preloaded. In order to cut the simulation time and yet provide
reliable results, Fig. 6-6 is used instead to verify the CMOS section of the
BiCMOS programmable divider.
Three subsections, each of which contains only one divider stage are
shown in Fig. 6-6. Stage D6 will be preloaded whenever its output signal is
zero. Similarly stage D5 starts to preload when its output reaches '0' provided
that the signal PL_D6 is active. The preload signal of stage D5, PL_D5, serves
as an enable signal to the divider stage D4. When the output of D4 is '0', the
preload action of stage D4 becomes active and it in turn deactivates the
preload signals of stages D5 and D6. Assuming an input frequency of 20MHz
with rise-time and fall-time equaled to 5ns, the simulation results extracted
from division ratios of '010' and '011' (Q4Q5Q6) are summarized in Table 6-1.
Symbol Parameter






































Table 6-1 Switching Characteristics of Programmable Divider Stage
Comparing with the original configuration of the CMOS section, the
assumption of only one divider stage in a subsection cuts the simulation time.
Moreover, three subsections are quite enough to reflect the validity of the
CMOS preloading scheme.
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6.2 Power Dissipation Estimation
6.2.1 Programmable Divider
To calculate the power dissipation of the all bipolar programmable divider
in the original UAA 4802, we can simply sum up all the current source values
of the ECL divider stages and multiply the supply voltage of the divider. Now,
the current draws by the individual stage of the bipolar programmable divider is
given by:
Stage Current Consumption
CB 2x453 + 13x183 = 3285
D1 6x183 + 1x453 = 1551gA
D2 6x183 + lx226=D2=D3= 3xl324gA
FF 8x183 + 2x226 + 27.5 = 1943.5A
D4 9x27.5 + 1x63 = 310.5A
D5-D14 6x27.5 + 1x31.5 = 1965pA
OB 3x183 + 1x30 = 579lA
total current drawn by programmable divider = 13606|iA










For the BiCMOS programmable divider, the calculation of power dissipation
will be separated into two parts, ie. the ECL section and the MOS section. To
calculate for the ECL section, we will adopt the same approach as we did for
UAA 4802. For the CMOS section, we have to know the total capacitance of
each divider stage and the power consumption for any divider stage will be
given by
Power Consumption = CVf (5.10)
where C is the total capacitance, V is the supply voltage and f is the operating
frequency.
Consider the schematic of the CMOS programmable divider stage D5-D15
repeated in Fig. 6-7. As counting progresses, the high drive gated inverters 1
and 2 are inactive and the divider is effectively to a T-type flip-flop.
Moreover, the gated inverters, 3, 4, 5 and 6 can be considered as a simple
inverter if the control signals to the gated inverters are enabled. Thus, the only
capacitances at the output nodes of inverters 3, 4, 5, 6, 7 and 8 are relevant to
the calculation of power. Moreover, the total capacitance of stage D4 can be
BiCMOS Implementation of UAA 4802 PERFORMANCE OF THE BICMOS IMPLEMENTATION
obtained following the same agrument.
INVERTERS 1.2.3.4.7.8: PMOS-92 NMOS-52






Figure 6-7 Schematic of divide-by-2 CMOS - Stage D5-D15
The load capacitance of any node for a MOSfet is the gate capacitance of
the driven gate plus the capacitances associated with the back-biased depletion
regions between the drain and the substrate, and the source and the substrate of


















mask-defined width in pm
mask-defined length in pm






perimeter of source in pm
perimeter of drain in pm
area of source in (p.m)2
area of drain in Gun)2
overlap capacitancejim for the gate-bulk overlap
overlap capacitancepm for the gate-source overlap
overlap capacitancenm for the gate-drain overlap
bottom capacitanceCim)2 for the sourcedrain
sidewall capacitance(pm)2 for the sourcedrain
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The gate capacitance of a MOSfet
Q} = CQB + C3$ + Cqq
where CqB « Cgso • W • (L-2LD)LD + 2QBo • (L-2LD)
Cgs = Cgso • W
Qd - Cqdo -W
for symmetrical device, Qd = Cqs
CBS - Cj • AS + Cjsw PS








The following parameters are extracted from the SPICE parameters of
BiMOS I transistor:
PMOSfet NMOSfet
Cqso = 0.32 fFpm Cgso - 0.35 fFpm
Cqbo = 0.86 fF(pm)2
Cj = 0.25 fF(pm)2 Cj = 0.28 fF(pm)2
Cjsw - 0.42 fFpm Cjsw = 0.51 fFpm
LD = 0.18 Jim LD = 0.15 pm
Inverters 3, 4, 7, and 8:
PMOS: L = 2pm, W = 9pm,
NMOS: L = 2pm, W = 5jim,
Cg + Cbs + Cbd = 146.77 fF (5.18)
Inverters 5, 6:
PMOS: L = 20|im, W = 6pm,
NMOS: L = 20pm, W = 6pm,
Cg + Ces + Cbd = 575.73 fF (5.19)
total capacitance for a CMOS divider stage
Ctot = (4xl46.77+2x575.73)fF = 1.739 pF
Power = CV2f = 1.739 p x 25 x f = 4.3475e-l If
(5.20)
(5.21)
max.CMOS FFs power diss.= 4.3475e-ll x (20M + 10M + 5M + .. + 9765.625).
« 1.739 mW (5.22)
power diss, of Logic Conversion Cct. = 5x4xl83p= 3.66mW
Neglecting the power dissipation of the CMOS decoder, power saved by the
BiCMOS version is
(3x183+226+183+27.5+310.4+1965+579)mx5 -3.66-1.739 = 13.801 mW
D1-D3 FF D4 D5-D15 OB (5.23)
% of power reduction for the prog. div. =13.80168.03x100=20.28% (5.24)
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6.2.2 CMOS Reference Divider
With reference to the schematic of the CMOS reference divider in Fig.
4-19, altogether 11 stages of T-type flip-flop are connected in cascade. By
using the same approach for the power estimation of the programmable divider,
we can compare the performance of the CMOS and PL versions of the
reference divider.
Total current for the PL reference divider = 320+40x27 = 1400 jiA (5.25)
Power dissipation of PL reference divider = 5 x 1400 jiA = 7 mW (5.26)
The total capacitance of a T-type flip-flop stage in the CMOS reference
divider is
Ctot = (6xl46.77)fF= 0.88 pF (5.27)
Power = CVf = 0.88 p x 25 x f = 2.2016e-ll f (5.28)
Power dissipation of CMOS version = 2.2016e-ll x (4M + 2M +..+ 3096.25)
» 0.176 mW (5.29)
%of power reduction for the reference divider=(7-0.176)xl007=97.486% (5.30)
This high value of power reduction is mainly due to the high current
requirement of PL circuit to handle the 4MHz ocsillating frequency while
CMOS circuit, on the other hand, can accomodate it easily.
6.2.3 CMOS Phase Detector
Refer to the schematic of the CMOS phase detector shown in Fig. 4-16,
we will compare the power dissipation between the CMOS and PL versions
assuming an operating frequency of 1MHz.
Total current for the PL phase detector = 400 jiA (5.31)
Power dissipation = 5 x 400 m- = 2 mW (5.32)
For the CMOS phase detector, altogether 17 invertes, 7 two-input Nand gates,
1 three-input Nand gate and 3 four-input Nand gates are in the detector.
Total capacitance Ctot = (17+7x2+3x4+3) 146.77f (5.33)
= 6.75 pF
Power dissipation = CV2f = 6.75p x 25 x 1M = 0.169 mW
%of power reduction for the reference divider=(2-0.169)x 1002=91.55% (5.34)
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6-2-4 M-Bus Receiver. Shift Register nnd Latches
The power dissipation of the and CMOS versions of M-Bus Receiver,
Shift Register and Latches have been calculated. Together with the power
dissipation of other functional blocks of UAA 4802, the values are summarized
in Table 6-2.
Power Dissipation (mW) %of Power
Bipolar version BiCMOS version Reduction
Programmable Divider 68.03 54.23 20.28
Reference Divider 7 0.176 97.49
Phase Detector 2 0.169 91.55
M-Bus Receiver 4.12 0.07 98.30
Shift Register and Latches 8.75 0.892 89.91
Rest of the Circuits 230.1 230.1 00.00
Total Power 320 285.64 10.73
Table 6-2
As far as the programmable divider is concerned, the BiCMOS version is
better in power consumption -20% reduction, and in division range -8 to 32767,
than the bipolar version. For the low speed PL circuitries, an average power
reduction of 90% can be achieved by using CMOS circuit technique instead.
These values are calculated on the assumption that all CMOS circuits are
operating at their maximum toggling frequencies. However, for lower speed
applications, the CMOS portions will have even lower power dissipation.
Therefore the percentage of power reduction achieved by the BiCMOS UAA
4802 shown in Table 6-2 are conservative estimates only.
6.3 Area Estimation of BiCMOS UAA 4802
The layout of the BiCMOS programmable divider and the CMOS phase
detector are shown in Fig. 5-7 and Fig. 5-8 respectively. Table 6-3
summarizes the die areas of the programmable divider and the phase detector
in both the bipolar and the BiCMOS versions of UAA 4802. The BiCMOS
programmable divider achieves an area reduction of 64 %. Such a large area
reduction is mainly due to the small size of CMOS divider stages in
comparison with the bipolar divider stages. On the other hand, the replacement
of lower speed JpL circuits with CMOS produces only 38.67 % of area
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reduction. The reason for a lower area improvement is the lack of wire-AND
capability of CMOS circuits where extra gates are required to implement the
same boolean function as compared with lL circuits.
Area Occupied (mm2) %of Area
Bipolar version BiCMOS version Reduction
Programmable Divider 1.033 0.375 63.70
Phase Detector 0.075 0.046 38.67
Table 6-3 Size Comparison of BiCMOS and Bipolar versions
6.4 Conclusion
In this chapter, we have estimated the performance of BiCMOS version of
UAA 4802 in both power and area considerations. It has been proved that the
implementation of UAA 4802 using BiCMOS approach improves not only the
power and area efficiency of the system but also the division range of the
programmable divider.
The area reduction of the programmable divider is about 64%. As the
programmable divider occupies two third of the die area in the bipolar version
of UAA 4802, the total area reduction can be over 40 % of whole die.
Besides, by using a faster CMOS phase detector, the preload frequency of the
BiCMOS programmable divider can be up to 20MHz and the division range
from 8 to 32767 can be fully utilized. Of course, the reference frequency for
the phase detector should be also increased so as to compare with the divided
frequency of the programmable divider. Comparing with the bipolar version
which uses low speed fL circuits, the preloading frequency is limited to
1MHz. If the input frequency is very high, say 160MHz, division ratio less than
160 cannot be used otherwise the output frequency of the divider will exceed
1MHz and the fL phase detector, latches cannot respond, hence the
programmable divider cannot be preloaded correctly.
To summarize, the BiCMOS approach is proved to be more effective in
comparison with the full bipolar approach in the implementation of UAA 4802.
Moreover, the system performance is further enhanced using the BiCMOS
approach.
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CHAPTER 7 FUTURE WORK AND DISCUSSION
In chapter 4, we have discussed the BiCMOS design of UAA 4802
rigorously. All circuits are replaced by CMOS circuit technique for its
better power and size performance. Besides, the programmable divider has
been greatly improved by using a mixed technology - BiCMOS approach.
Since most of the design are digital sequential circuits such as the reference
divider, the M-Bus receiver, shift register, latches and the programmable
divider, many conventional CMOS D-type master-slave flip-flops,
edge-triggered flip-flops are used to implement the logic functions. For
instance, Fig 7-1 shows a conventional D-type flip-flop which deploys the
gated inverters to control the feedback paths. Altogether 20 transistors are used
in this circuit. In Fig. 7-2, a D-type edge-triggered flip-flop is shown which









Figure 7-2 CMOS D-type edge-triggered flip-flop
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Conventional logic design such as D-type flip-flop in Fig. 7-2 uses boolean
algebra to achieve gate level circuit optimization. This methodology provides
a fast and efficient way to analyze combinational and sequential circuits.
Thus, logic gates such as inverter, nand gate, nor gate are used as building
blocks. Intuitively, the BiCMOS design in Chapter 4 can be further improved
to contain fewer transistors hence less total capacitance if the design is
implemented in transistor level. However, to design digital circuits in
transistor level is a difficult task because no standard approach has been
established.
Standard functional blocks such as D-type flip-flop, JK flip-flop,
multiplexer and latch are commonly used in digital circuit. If these functional
blocks can be optimized individually by implementing them in transistor level,
the circuit using these blocks will hopefully be optimized. In the following
sections, we will discuss optimized D-type flip-flop - the dynamic latch and






Figure 7-3 Dynamic Latch
The dynamic latch [27] in Fig. 7-3 uses fewer transistors in comparison to
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other circuit design techniques. Only 10 MOSFETs are required in the
implementation of a D-type flip-flop. In comparison with those in Fig. 7-1
and Fig. 7-2, over 50% of the components can be saved. This not only
enhances the speed performance but reduces power consumption. With single
phase noninverting clock signal, ripple counter can be constructed by cascading






Figure 7-4 T-type flip-flop
The only disadvantage of this T-type flip-flop is the lack of differential
outputs and an extra inverter is required to obtain the complementary output.
However, in divider design where output signal feed from the one divider stage
to another, no inverter is required. Although split-output latch [28] can be used
with even fewer transistors to realize TFF, it may not work in a divider with a
large division range because the low speed stages will fail due to current
leakage [29].
With reference to the BiCMOS design of UAA 4802, many CMOS divider
stages are required in the IC. These include 11 divider stages in the reference
divider, 9 flip-flop stages in the M-Bus receiver, 15 flip-flop stages in the shift
register, 3 x 15 flip-flop stages in the latches, and 11 divider stages in the
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programmable divider. They have slightly different configuration required for
their special operating feature. For example, bypass option is required in the
reference divider design, and preset and reset options are necessary for the
flip-flop stages in the M-Bus receiver and the programmable divider. To
fulfill the different feature requirements, we have to investigate the operation
of the dynamic latch and to modify its design accordingly.
7.1.1 Operating Principle of Dynamic Latch
Consider the circuit shown in Fig. 7-3, the dynamic latch consists of a
P-C2MOS stage, a CMOS stage and a N-C2MOS stage. Stages P-C2MOS
and N-C2MOS are clocked inverters activated by logic '0' and T of CLK
respectively. The negative transition of CLK propagates the signal at IN to
node N2 or N3 depends on the value of IN. On the positive transition of CLK,
the signal latched in N2 or N3 is passed to output node N4 (OUT). Thus, the
dynamic latch effectively works as a positive edge-triggered master-slave
D-type flip-flop







Figure 7-5 Dynamic Latch
The dynamic latch with only a single-phase clock shows superior speed and
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power performance. However, charge redistribution may occur if the parasitic
capacitances C1..C4 are larger than those of CN2, CN3 and COUT in Fig. 7-5.
This leads to an erroneous signal propagation and hence a total failure of the
circuit. Consider the following four conditions where charge redistribution may
occur.
Condition 1:
Suppose input signals CLK and IN are both '0', capacitances CI and CN2
are charged up. Then IN changes to T and CLK changes to '1 the charges in
CI are kept. On the negative transition of CLK, charge redistribution occurs
between CI and CN2.
Condition 2:
Suppose input signals CLK and IN are '0' and T respectively, capacitances
C2 and CN3 are charged up. Then IN changes to '0' and CLK changes to T,
the charges in C2 are kept. On the negative transition of CLK, charge
redistribution occurs between C2 and CN3.
Condition 3:
Suppose input signals CLK and IN are '0' and T respectively, capacitances
C2 and CN3 are charged up. On the positive transition of CLK, charge
redistribution occurs between C3 and CN3.
Condition 4:
Suppose input signals CLK and IN are both '0', node N2 is T and N3 is '0',
and the output node OUT is T. On the positive transition of CLK, charge
redistribution occurs between C4 and COUT.
For the TFF shown in Fig. 7-4, output of the TFF is restricted from being
changed when CLK is logic '0 Since output OUT is fed back to the input IN
in the TFF, the input is also fixed when CLK is '0', conditions 1 and 2 will
never take place. However conditions 3 and 4 still exist and transistors I4..I9
should be sized to minimize the charge redistribution effect.
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7.2 Suggested Future Work
7.2.1 Reference Divider with Dynamic Latch
The reference divider is simply a ripple counter, thus a counter employing
dynamic latch TFF depicted in Fig. 7-4 can be used. However, the TFF has to
be modified as shown in Figure 7-6 to add the bypass option. On the condition
that Rn is '0', the circuit works as a normal TFF. However, when Rn is T,
bypass option is active and the circuit becomes three inverters connected in
cascade. Table 7-1 shows the switching characteristics of the reference
divider with dynamic latch, an input clock signal of 100MHz with rise-time
Svmbol Parameter
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and fall-time of ins is assumed-
Comparing the performance of dynamic latch with conventional D-type
flip-flop, dynamic latch requires only half of the amount of components in
conventional D-type flip-flop, thus the total area occupied and power
dissipation are halved.
7.2.2 Shift Register and Latches
The dynamic latch discussed can be used to replace the conventional
D-type edge-triggered flip-flop for the shift register and latches in the
BiCMOS design of UAA 4802. However, inverters may be required to obtain
the complementary outputs if necessary.
7.2.3 Programmable Divider with Dynamic Latch
The programmable divider of BiCMOS version of UAA 4802 consists of 11
stages of CMOS preloadable divide-by-2 flip-flops configured as a ripple down
counter In order to deploy the dynamic latch in the design BiCMOS
programmable divider, we have to modify the dynamic latch to achieve preset
capability so as to selectively preload the divider stage to `1'. Since all the
divider stages will be at the state `0' at the time of preloading, no reset option
is needed.
N2 N3 N4State CLK
1Z osA 1-+0 is 1Z
B Os oz 1Z Os041
1-*0 oz is 1Z ozC
is Os oz isD 041
Table 7-2 State of TFF
In order to construct preloadable down counter using the dynamic latch, we
have to consider the state of TFF at the instant of preloading. With reference
to the TFF shown in Fig. 7-4, we can predict the states of nodes N1 to N4.
Table 7-2 shows the states of TFF, each state A, B, C or D corresponds to a
transition of the input signal CLK. The letters `Z' and `S' indicate the drive
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strength of high impedance and strong respectively (refer to the ECL digital
model in Appendix section).
As the TFF is positive-edge triggered, a ripple down counter can be
constructed by simply cascading TFFs together. Obviously the TFF needed in
configuration will be at state C during preload, and OUT (N4) and CLK are
both '0'. For any two consecutive divider stages Dn land Dn, preloading
scheme for stage Dn depends on its preload value and also the preload
value of the preceding stage 0,. The preload schemes are summarized in
Table 7-3.
Qn-1 Qn State Preload Requirement
0 0 OC 0110+0110 No overdrive needed
0 1 OA 0110+1011 Overdrive node N4 to T
1 1 OD 0110+1001 No overdrive needed
1 0 OB 0110+0010 Overdrive node N2 to'0'
Table 7-3 Preload Requirements of Programmable Divider
If preload values of Qu_l and are '00', there is no change of state for
stage Dn and so no overdrive is needed. However, when the preload values are
'01', overdriving of node N4 from '0' to '1' is needed to change to state A. This
signal will further propagate to node N2. When the preload values are '11',
stage Dn will change to state D as soon as the output OUT of stage Dn_1 has
settled down. Thus, no overdrive is required for '11'. Finally, the preload
values of '10' call for an overdriving of node N2 to '1'. This signal in turn forces
node N1 and N2 to T and '0' respectively. In case the preload values are '00',
we can also overdrive node N2 to '1' as if it were '10' since node N3 in state C
has strength 'Z'. Similarly, we can also combine the condition '11' with '01' to
overdrive node N4 to '1' during perload. In conclusion, the preloading schemes
can be simplified as shown in Table 7-4
O State Preload Requirements
0 OC 0110+0110 Overdrive node N2 to '0'
1 C+A 0110+1011 Overdrive node N4 to '1'
Table 7-4 Simplified Preload Requirements







Figure 7-7 Programmable Divider Stage
With reference to the preloading schemes shown in Table 7-4, the
dynamic latch is modified as shown in Fig. 7-7. During preload, the signal PL
is logic '0' and transistor 113 is ON. If BC, the inverted signal of is '0',
node N4 (OUT) will be overdriven to logic T Similarly, transistors 111 and
112 serve to overdrive node N2 to '0' during preload whenever is '0'.
For an all CMOS programmable divider, the first stage will have an input
CLK value T during preload. Thus, the TFF is in state B at the time of
preload and the final state will be either state B or D. Different preloading
schemes are required and are summarized in Table 7-5. The corresponding
schematic is shown in Fig. 7-8.
O State Preload Requirements
0 B-»B 00KF0010 No drive needed
1 B-»D 00101001 Overdrive node N3 to '0'
Table 7-5 Simplified Preload Requirements






Figure 7-8 First Stage of Programmable Divider
A three stage CMOS programmable divider has been tried which uses the
TFFs shown in Fig. 7-7 and 7-8. The switching characteristics of the divider
are shown in Table 7-6. The input frequency is assumed to be 40MHz with







































Table 7-6 Switching Characteristics of CMOS Programmable Divider
For the BiCMOS programmable divider design, we can employ the TFF
shown in Fig. 7-7 for stages D5 to D15. Owing to the different delay
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characteristics of ECL and CMOS as discussed in Chapter 4, stage D4 should
adopt a special design. However, if this is possible, the performance of the
BiCMOS programmable divider can be further enhanced.
Comparing different programmable divider designs, preloadable dynamic
latch in Fig. 7-9 has only 14 transistors while conventional CMOS circuit
discussed in Chapter 4 requires 30 transistors. Thus, over 50% of the
components can be saved using the dynamic latch. This leads to an equivalent
amount of reduction in power dissipation and area. Moreover, the maximum
toggling frequency can also be increased as less nodal capacitances are
encountered.
7.2.4 M-Bus with Dynamic Latch
With reference to the schematics of the CMOS M-Bus receiver, reset
option is required in the CMOS FFs to reset the ripple counter of the M-Bus
receiver to zero state. Thus, the preloadable dynamic latch discussed in
section 7.2.3 can be employed to replace the conventional master-slave CMOS
D-type flip-flop. Accordingly, the total power consumption and area occupied
can be halved by using dynamic latch approach.
7.3 Conclusion
In this chapter, we have discussed the superior performance of the
dynamic latch in comparison with conventional CMOS D-type flip-flop. Over
50% of the components can be saved by adopting the dynamic latch approach
in flip-flop design. This leads to an equivalent amount of area and power
reductions, and to a higher toggling frequency. By suitably modifying the
dynamic latch, it can be used to construct the M-Bus receiver, the reference
divider, the shift register and latches, and the programmable divider of the
BiCMOS version of UAA 4802.
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CHAPTER 8 CONI,IJSTN
The Motorola UAA 4802 is a ECL/12L PLL Frequency Synthesizer designed
mainly for TV applications up to 1.3GHz. It has all the basic functional blocks
for PLL control of a voltage-controlled oscillator (VCO) such as preamplifiers,
prescaler, programmable divider, loop filter, phase detector etc. The device is
manufactured using Motorola's high density bipolar process, MOSAIC (Motorola
Oxide Self Aligned Implanted Circuits) which combines ECL and 12 L
techniques to achieve optimum performance. In this thesis, a novel design
using BiCMOS approach is presented which draws an optimum mix of bipolar
and MOS circuit techniques to achieve the same function of UAA 4802.
The BiCMOS version of UAA 4802 adopts a special preloading scheme for
the BiCMOS programmable divider with which the division range of 17 to
32767 is extended to the range of 8 to 32767 in steps of unity. The low speed
portions of UAA 4802 including the reference divider, the phase detector, the
shift registers, the latches and the M-Bus receiver, which are originally in PL,
are implemented using CMOS circuit technique. Simulation results have
proven that the power consumption of the 12L portions can be reduced by over
90% while that of the programmable divider is reduced by about 20%. The
large power reduction in the low speed I2 L portions is because CMOS circuit
consumes particularly less power in low speed operation. However, in the
BiCMOS programmable divider where some CMOS divider stages will be
toggling at frequencies of 20MHz, 10MHz.., the power consumption of these
stages is comparable to the ECL counterparts, and hence a relatively low
power reduction. In UAA 4802, about 70% of the power is dissipated in the
high frequency input preamplifiers and the prescaler, thus only 11% reduction
in the total power can be achieved using the BiCMOS approach in the
implementation of UAA 4802.
The layout of the programmable divider and the phase detector have been
drawn in order to compare the area performance of the BiCMOS approach with
the bipolar version. Results show that about 64% of area can be saved by
adontinLr the BiCMOS programmable divider and 39% for the CMOS phase
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detector. On the whole, over 40% reduction in die area can be achieved using
the BiCMOS approach.
A dynamic latch is also discussed in this thesis, which can be used as a
D-type flip-flop in the BiCMOS implementation of UAA 4802. In comparison
with the conventional D-type flip-flop, over 50% of the components can be
saved. This not only enhances the area and power performances but increases
the maximum toggling frequency. Thus, the performance of the BiCMOS
design of UAA 4802 can be further enhanced by adopting the dynamic latch.
In conclusion, the superior performance of BiMOS technology makes it
advantageous over other technologies particularly in the applications of mixed
analog/digital circuit designs.
BiCMOS Implementation of UAA 4802
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APPENDIX
A. Digital Model of ECL/12L for Ease of Simulation
Owing to the different switching behavior and circuit techniques of ECL and
IIL, it is very difficult and clumsy to manually trace the logic of a ECL or 12L
digital circuit. However, if we use analog simulator to simulate ECL or 12 L
digital circuits, hours may be needed to simulate even a circuit of MSI
complexity. In verification and analysis of digital circuit, absolute voltage at
individually node is not required but the logic state and the time taken to reach
a particular state. Therefore, a different approach is called for.
Digital models for bipolar transistors in ECL and 12L circuits have been
developed to cut the simulation time and yet to provide all the necessary
information. The models behave exactly as the switching transistor both in
operation and timing. Most important of all, the model will be operated on by
the industrial standard logic simulator, QUICKSIM* which executes two
magnitude faster than an analog simulator.
In general, a digital simulator requires at least 3 states, (0, 1, X), to describe
the logic level at any circuit node. However signal strengths are also required
to completely model the characteristics of the diverse range of circuit
techniques such as ECL and 12L. The generic logic parts of QUICKSIM
consist of primitive gates like buffer, inverter, Mosfets etc. The 2-input




Figure A-1 2-input NAND gate
The `2' and `1' attached denote the rise-time and fall-time respectively. The
*OUICKSIM is a trademark of Mentor Uraphlc5
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`SZR' denotes output signal strength for the three logic states. Therefore, the
2-input NAND gate output has Strong `0', High Impedance `X', and Resistive `1'
as strength. These parameters can be modified as required.
A.1 ECL Digital Model
Emitter Coupled Logic, as the fastest Bipolar logic circuit technique, has
always been plagued by its hunger for power. A low power version that is
generally adopted in integrated circuit design is the series gated ECL. By
cascoding differential pairs which are the building block of ECL to form a
logic switching tree, very complex functions can be implemented requiring only
a single current source [30]. To achieve the optimum performance, designer
has to construct series gated ECL circuit from transistors rather than primitive
gates. This has presented a problem to function verification and timing
analysis. Moreover, design techniques like tree merging, feedbacks and
wired-OR are so commonly adopted that make such type of circuits impossible
to be analyzed manually.
A.1.1 Digital model by Generic Parts
The switching transistor can be modeled as a 2-input, single output
function the Base and Emitter leads serve as the inputs whereas the Collector
lead as the output which acts as either normal output of a series gated ECL
function or current source for cascoded differential pairs. The switching
characteristics of the digital model are shown in Table Al.









The states of the Emitter input simuiate the close ana open or a current pain
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to the corresponding transistor. Whenever the Emitter input is LOW, that
implies a continuous current path, the complement of the Base input is allowed
to feed forward to the Collector output. If the Emitter input is HIGH, that
implies an open current path, the output stays HIGH. The output signal
strength `S' and `R', which stand for Strong and Resistive respectively, are













Figure A-2 The digital model
Five Generic Parts which include an inverter, three buffers and a PMOS
switch are used in the model as shown in Fig. A-2. The timing parameters*
attached to each generic part are summarized in Table 2. They are required to
mimic the delay characteristics of the switching transistors. Timing
parameters on buffers T and U simulate the delay path from Emitter to
Collector whereas those on the inverter X simulate the delay path from Base to
Collector. One can modify these values to suit a particular transistor
performance according to Table A3.
Transition and Delay Path Timing Parameter
from B to C rise-time of XT (0.14ns)L- >H
from B to C fall-time of XT (0.20ns)LH-
from E to C rise-time of TT (0.25ns),HL-
from E to C fall-time of U (0.33ns)T LH-
Table A3
The fall-time of T should be set to zero and the rise-time of U can be any
The timing parameters in Table A2 A3 are extracted from SPICE simulation
assuming Motorola BiMOS I transistor.
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value as long as it is larger than the rise-time of T. The buffer Z simply
converts the output signal to the required signal strength. To simulate a
complete ECL gate, time delay associated with loading should be added to the
buffer Z.
Simulation examples: Several series gated ECL functions with varying
complexity and configuration have been tried. To simulate an XOR ECL gate,
one simply replaces each switching transistor by its equivalent digital






o. transistor level schematic b. digital version
Figure A-3 Schematic of XOR ECL gate
Obviously, values of resistors would affect the rise-time and fall-time of the
output. However, the objective here is just to illustrate the idea of using less
effort to analyze an ECL logic circuit by 'Digital' approach. In practice,
designer has to obtain the delay characteristics of the switching transistors and
track loading, and modify the timing parameters of the model accordingly.
One of the differences between analogue and digital model simulations is the
abrupt change of signal in digital model. Analogue simulation result has shown
that glitches occur whenever both inputs, A and B, change simultaneously. It
is encouraging to see that the same is noted from the logic simulation result, as
shown in Fig. A4.
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Figure A-4 Simulation of XOR ECL gate
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Figure A-5 Simulation of divide-by-4 circuit
Fig. A-5 shows the digital version of a divide-by-4 circuit and the
simulation results. Two divide-by-2 circuit is connected in cascade. This
demonstrates that the model works even with complex feedback network. A
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complex ECL circuit with 88 transistors has taken nearly an hour to simulate
with SPICE. The same result was obtained almost instantaneously using
QUICKSIM with the digital model.
A.1.2 Digital Model bv BLM
A Behavioral Language Model (BLM) [31] is a C program which models the
functional behavior of a user created digital component. The program is
complied and linked with QuickSim digital simulator where BLM can be
called as a subroutine during simulation. With an event driven simulator, the
simulator performs an operation whenever an input changes state. Thus, fewer
inputs means faster simulations. Although the BLM takes longer to respond to
QuickSim than a simple gate, it becomes efficient if it is frequently being
evaluated because its evaluation time is short.
Design Example: The digital model of the ECL transistor described in
section A. 1.1 can also be implemented by using BLM. Consider the symbol of










Figure A-6 Symbol of ECL digital model
Following is a summary of properties associated with the symbol in Fig. A-6
. MODEL = ECL
. MODELCODE = ECL.BIN
. PIN B (Base) = PINTYPE IN
. PIN E (Emitter) = PINTYPE IN
. PIN C (Collector) = PINTYPE OUT
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. PIN OUT = DRIVE SZR (OS, XZ, 1R)
The Delay Properties (rise-time and fall-time) attached to PIN B, E, C model
the delay characteristics of the digital model, which are shown in Table A2.
Propagation delay of each path can be split into two components from B or E to
C.
T l-h from B to C = fall-time of B + rise-time of C = 0.04 + 0.10 = 0.14 ns
x H-L fr°m B to C = rise-time of B + fall-time of C = 0.00 + 0.20 = 0.20 ns
t l_h from E to C = rise-time of E + rise-time of C = 0.15 + 0.10 = 0.25 ns
x H L from E to C = fall-time of E + fall-time of C = 0.13 + 0.20 = 0.33 ns

















typedef instances instance_ptr_t ;
extern instance_ptr_t qsim_instance_ptr ;
The C Language Instance Record Produced by PRGEN










if (e == QSIM_ONE)
output = QSIM_ONE;
else if ((e == QSIM_ZERO) (b == QSIM_ZERO))
output = QSIM_ONE;
else if ((e == QSIM_ZERO) (b == QSIM_ONE))
output = QSIM_ZERO;







Source Code for the Digital Model of ECL
CpU BLM 1.26532 0.887528 0.801416 0.934832






Figure A-7 Simulation result of XOR ECL using BLM
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The XOR gate of Fig.A-3 in section A. 1.1 is replaced by the BLM model
and simulated again, the simulation result is shown in Fig. A-7. Comparing
the results obtained by using BLM and those by using of the ECL model, one
can find that they agree with each other and the cpu time taken by BLM is less
than that by using Generic Part model.
A.2 TIL Digital Model
Integrated-injection logic, has long been used to integrate with ECL to
achieve a better solution for VLSI design because of its high logic packing
density and low power dissipation. Logic using I2L technique is achieved with
wired-AND structure where multiple L gate outputs are tied together to form
a logic AND function. This make it hard to verify and to design IL circuit.
Similar to the argument discussed in section A.l, 'Digital' approach can be
used to solve the problem.
A.2.1 Digital Model by BLM
The switching transistor of PL can be modeled as a single input, single
output function; the Base leads serve as the input whereas the Collector leads
serve as the output. Basically, the Collector output simply inverted the signal
at Base input. Consider the two digital models, one with single output and the
other with 3 outputs as shown in Fig. A-8. The typical switching
characteristics of the digital model are shown in Table A4. The output drive
strength SZR, similar to ECL, is necessary to resolve the logic conflict












Figure A-8 Symbol of ILL digital model
BiCMOS Implementation of UAA 4802 Digital Model of ECLIIL for Ease of Simulation
collectors are tied together. Due to the limited current sink capability of the
switching transistor, more outputs render longer propagation delay.
Propagation Delay
ns
B C 1-output 3-output
0 1R 10 30
1 OS 10 30
Table A4
Simulation examples: To simulate an ]?L gate, one will replace each
switching transistor with the digital model in Fig. A-8. For instance, a fL










Figure A-9 Simulation of a NOR IL gate
Conclusion: An efficient way to simulate digital ECL and fL circuits is
achieved with two digital models running on a logic simulator. The function
and major timing characteristics thus obtained agree well with those from
analogue simulation.


